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Summary
High efficiency and power factor at light load are increasingly desired in desk-
top computer power supplies for energy saving initiative and product differentiation
with the certification of energy saving programs. However, the efficiency and power
factor of power factor correctors (PFCs) in desktop computer power supplies are
poor at light load. The constant frequency PFC controller designed for continuous
conduction mode (CCM) is unable to ensure good input current shaping in dis-
continuous conduction mode (DCM) due to nonlinear converter characteristics and
incorrect average current samples obtained if digital control is used. Poor input
current shaping in DCM causes higher current distortion and larger RMS current
drawn from the AC mains, resulting in poor efficiency and power factor at light
load. At very light load, the load independent constant losses become dominant
and cause a steep fall in efficiency.
A nonlinear inductor that has a higher inductance at low average inductor
current and under light load conditions is proposed to improve light load efficiency
of PFC by reducing the constant losses contributed by inductors in the system.
Efficiency of a 300W CCM boost PFC is improved at 0.02p.u. (per unit) load
with rated load as base by 4.22% and 3.42% under an input voltage of 85VAC and
265VAC respectively. The nonlinear inductor achieves efficiency improvement at
light load without additional external components or complex control as compared
to other efficiency improvement efforts. It is a simple idea that does not require
any advance tool for its design and is applicable to any topology or system with
inductors.
A CCM-DCM digital control scheme that improves power factor and efficiency
at light load by ensuring good input current shaping in both CCM and DCM
is proposed for boost PFC. At a light load of 0.1p.u. and an input voltage of
230VAC, the total harmonic distortion of the input current is significantly reduced
by 87.85%, the power factor is improved from 0.63 to 0.77, and the efficiency is
increased by 1.1% for a 300W boost PFC. The proposed CCM-DCM digital control
scheme is mathematically and computationally simple. The result of all arithmetic
operations in the current control loop is achievable in one clock cycle, whereas other
DCM control schemes require multiple clock cycles. There is a smooth transition
between CCM and DCM operations of the boost converter in each AC half cycle
and between heavy and light loads with the proposed CCM-DCM digital control
scheme.
Since constant losses are frequency dependent, they can be reduced as a
whole by reducing switching in the PFC. A multimode digital control scheme that
improves efficiency and ensures output voltage regulation at very light load in
PFC is proposed. The proposed multimode digital control scheme consists of the
proposed CCM-DCM digital control scheme and a no load digital control scheme.
The proposed no load digital control scheme that is based on on-off control of the
PFC is primarily responsible for reducing constant losses with reduced switching
in the PFC and for ensuring output voltage regulation at very light load. It can be
added easily to the CCM-DCM digital control scheme without additional and costly
external components. Compared to other on-off control schemes, a small load jump
is sufficient to exit the no load control scheme, and this allows a smooth transition
between the no load control and the CCM-DCM active mode control. Efficiency of
a 300W boost PFC is improved at 0.007p.u. load by 11.53% and 2.19% with the
proposed multimode digital control scheme under an input voltage of 100VAC and
230VAC respectively. The multimode digital control scheme provides a simpler and
less costly solution for improving efficiency at very light load as compared to other
constant loss reduction techniques.
With the nonlinear inductor and the multimode digital control scheme, the
efficiency of PFC in a typical desktop computer power supply is improved at light
load and down to near zero load conditions. Power factor at light load is improved
and pushed above the light load power factor requirements of the energy saving
programs. The higher efficiency and power factor at light load in PFC provide
a higher margin for desktop computer power supplies in meeting the increasing
efficiency and power factor requirements that are imposed by the energy saving
programs.
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Power supplies are devices that convert AC voltage from utilities into low
DC voltages for powering electronics in office equipment, telecommunications and
consumer electronics. These power supplies are required to comply with harmonic
current emission standards such as IEC61000-3-2 [1]. IEC61000-3-2 is a mandatory
standard, which defines the limits on harmonic currents that can be injected into
the public low voltage mains supply by each of the four classes of equipment. The
standard is implemented to prevent problems of overheating of cables and trans-
formers, supply voltage distortion, reduced performance and reliability of electronic
systems, and telephone interference. This drives the development of various passive
and active power factor correction techniques to contain harmonic current emission
within the limits imposed by the standard. [2]-[5]
However, it will no longer be sufficient for power supplies to comply only
with the IEC61000-3-2 standard. Energy demand is soaring globally but energy
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resources are depleting. The biggest consumers of electrical energy today are United
States and China, with rising demands across Asia and Europe [6]. Building new
power plants will not be sufficient to meet the future energy demand in view of
the depleting energy resources. Other than looking at renewable energy sources for
power generation, another means is to find solutions to reduce energy consumption
or use energy more efficiently.
Power supplies are mostly switch-mode power supplies with efficiencies in the
range of 65% to 70%. There are more than 10 billion AC/DC power supplies in
use worldwide, with over 2.5 billion power supplies in the United States alone. The
total electrical energy consumed by existing power supplies in the United States
is greater than 207 billion kWh per year. Approximately 500 million new power
supplies are sold each year. [7]
With the tremendous growth rate of demands for electronic appliances world-
wide, improving the efficiency of power supplies will be of great importance in
meeting such growth in view of increasing future energy demand and decreasing
energy resources. [7] estimates that a saving of 15% of the total electrical energy
consumed by existing power supplies in the United States (U.S.) or 32 billion kWh
per year can save USD$2.5 billion in energy bills and reduce carbon dioxide emis-
sions by more than 24 million tons per year. This amount of power is equivalent
to the annual power output of 7 large power plants. Thus, we need solutions to
increase the efficiency of power supplies with greater urgency than before. [7]-[8]
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Many government agencies across the world are established to promote energy
saving within their countries through education, introducing marketing incentives
and mandatory regulations. Voluntary energy saving programs focus on educa-
tion to create public awareness and introducing marketing incentive to encourage
the participation of power supply manufacturers. These voluntary energy saving
programs began efforts by developing consumer awareness of the importance and
benefits of energy saving, leading to a demand for higher efficiency products. Prod-
uct marking with the respective agencies logos for product differentiation and cash
rebates to manufacturers for each unit of higher efficiency rating products sold are
some of the marketing incentives introduced. [8]-[10]
However, there will be a limit to how far these voluntary programs can push
for efficiency improvement because there are always additional costs incurred for
improving efficiency. Thus, mandatory regulations are introduced in some countries
such that manufacturers are obliged to develop higher efficiency products. The
California Energy Commission Appliance Efficiency Regulations require all external
power supplies with power ratings below 250W that are sold in California to meet
the minimum efficiency requirement in active mode operation and the maximum
power consumption limit in no load condition by 1st July 2008. No load refers to a
condition in which the external power supply of a device is connected to the mains
AC supply but there is no device or load connected at the output of the power
supply. The regulation requirements are shown in Table 1.1 [11]. The Commission
Regulation (EC) No 278/2009 of 6 April 2009 under the European Commission
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has the same requirements in active mode operation and no load condition of
external power supplies as the California Energy Commission Appliance Efficiency
Regulations [12].
Table 1.1: Efficiency Requirements of External Power Supplies under California
Energy Commission Appliance Efficiency Regulations
Mode Nameplate Output Efficiency Requirements
Active Minimum Efficiency
< 1W (0.5×Nameplate Output)× 100%
≥ 1Wand ≤ 51W (0.09Ln(Nameplate Output) + 0.5)× 100%
> 51W 85%
No load Maximum Energy Consumption
Any output 0.5W
Ln(Nameplate Output) = Natural Logarithm of the nameplate output in watts
Other mandatory regulations include the Commission Regulation (EC) No
1275/2008 of 17 December 2008, where the maximum power consumption require-
ments for standby mode and off mode of consumer electronics and office equipment
are defined. In both standby mode and off mode, the electronic device is shut off
but is still connected to the mains AC supply. An electronic device in standby
mode has LED status display and remote control functionality remaining active
whereas an electronic device in off mode has only LED status display remaining
active. The standby mode and off mode power consumption of the devices that
are covered by this regulation are to be lower than 2W and 1W respectively. The
standby mode and off mode power consumption will be tightened to 1W and 0.5W
respectively four years after the regulation is in place. [12]
Power supply industry is very broad, and focus should be on power supplies
for application that can give the highest gain in energy savings. Fig. 1.1, extracted
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from [13], shows the growth of residential energy usage for various household appli-
ances in the United States. Due to the widespread usage of personal computers in
the homes and workplaces, the U.S. Department of Energy predicts that the energy
consumption of personal computers will double in the next two decades [13]. Thus,
power supply of desktop computer is a very good candidate of focus.
The power supplies of the other top energy consuming applications such as
televisions and lighting that are of lower power ratings and the power supplies of
higher power applications such as servers are essentially the same as the power
supplies of desktop computers, but with different power ratings. Therefore, the
solutions derived for improving efficiency of computer power supplies can be applied
to the other applications.
 
Figure 1.1: Predicted Residential Energy Usage for Household Appliances
The power supplies of general purpose desktop computers of varying perfor-
mances are typically in the range of 250W to 450W. Higher end computers with
Introduction 6
multiple processors and graphic cards that are used for gaming and high perfor-
mance computing have power supplies with power rating in the range of 500W to
1100W. Since general purpose desktop computers are commonly used in the homes
and workplaces as compared to higher end computers, focus will be on desktop
computer power supplies with power rating between 250W and 450W. [14]-[16]
Even a 1% efficiency improvement for a typical 300W general purpose desktop
computer operating continuously at full load can give significant energy and cost
savings. Assuming the computer power supply has an initial efficiency of 70% at full
load, a 1% efficiency improvement gives an energy saving of approximately 6.04Wh
or 52.91kWh per year. At an electricity charge of 15 cents USD per kWh, an an-
nual cost saving of USD$7.94 for each desktop computer is achievable with a 1%
efficiency improvement. eTForecasts, a market research and consulting company
for computer and internet industries, estimates that there are approximately 264
million personal computers in use in the U.S. and 1190 million personal computers
in use worldwide at the end of year 2008 [17]. If half of these personal computers
in use in the U.S. are general purpose desktop computers, a 1% efficiency improve-
ment will reduce power loss by 6.984 billion kWh per year and save USD$1.048
billion in electric bills each year. Considering the growth rate of desktop computer
usage and the number of existing desktop computers in use, the quest for efficiency
improvement of even 1% is rewarding.
Typical power supplies of desktop computers are switch-mode power supplies
with efficiencies ranging from 65% to 70% and power factor in the range of 0.5 to
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0.6 [7], [9]. The predicted growth in energy consumption of personal computers,
the poor efficiency and poor power factor of existing power supplies have initiated
numerous efforts by two major energy saving programs, the 80 PLUS program
and the ENERGY STAR program, to promote the usage and sale of more energy
efficient computers.
The first program that is in place is the 80 PLUS program, which is a utility
funded incentive program that is introduced in 2004. The 80 PLUS program focuses
solely on the integration of more energy efficient power supplies into desktop com-
puters and servers. This program establishes an efficiency requirement of 80% at
0.2p.u. (per unit), 0.5p.u. and 1p.u. loads with rated load as base and a minimum
input power factor of 0.9 at 1p.u. load. Thus, this makes the 80 PLUS certified
power supplies significantly more efficient than typical power supplies and it creates
a product differentiation opportunity for the manufacturers. This achievement is
distinguished by having a 80 PLUS logo on compliant power supplies. Cash rebates
are also given to manufacturers for each 80 PLUS compliant power supply sold.
Higher efficiency level of certifications, namely 80 PLUS gold, silver and
bronze, are introduced in 2008 to further distinguish higher efficiency products.
A new 80 PLUS Platinum certification is added in 2010, and it requires power sup-
plies to have an efficiency above 90% at 0.2p.u. load, 92% at 0.5p.u. load and 89%
at 1p.u. load. In addition, it requires a minimum power factor of 0.95 at 0.5p.u.
load. Fig. 1.2 and Fig. 1.3 show the increasing efficiency and power factor require-
ments under the 80 PLUS certifications [9]. These increasing efficiency and power
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Figure 1.3: 80 PLUS Power Factor Specifications
The other major program is the ENERGY STAR program [10]. It is a joint
program by the U.S. Environmental Protection Agency and the U.S. Department
of Energy with the aim to save and protect the environment through the use of
energy efficient products and practices. The ENERGY STAR program for com-
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puters serves to create awareness of energy saving possibilities, and differentiates
higher energy efficient computers through product labeling with ENERGY STAR
logo for compliant products. These are done to accelerate the market penetration
of more energy efficient technologies. In 2005, the ENERGY STAR program in-
troduces a complete computer specification, ENERGY STAR Version 4.0 Program
Requirements for Computers [18]. The computer specification covers the complete
load range of a desktop computer with individual requirements defined for each of
the four operational modes: standby/off mode, sleep mode, idle mode and active
mode.
Standby/off mode corresponds to the state of the computer system when it
is shut off but is still connected to the mains AC supply. It is the lowest power
mode, which cannot be influenced by the user. Sleep mode is a low power state that
the computer system enters automatically after a period of inactivity or through
manual selection. This mode allows the computer system to have fast wake-up
capability from sleep mode into active mode in response to signals from several
external interfaces. Idle mode is the state whereby the computer system is fully
operational but inactive. Lastly, the computer system is in active mode when it
is doing useful work. A computer system can have truly zero power consumption
when it is plugged out from the mains AC supply. Table 1.2 shows the ENERGY
STAR requirements for a typical desktop computer under each of the four operating
modes. This specification is effective from 20th July 2007.
Fig. 1.4 shows the annual energy consumption of a typical ENERGY STAR
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Active Efficiency of ≥ 80% at 0.2p.u., 0.5p.u. and 1p.u. loads
Power factor ≥ 0.9 at 1p.u. load
(80 PLUS specification)
Version 4.0 compliant commercial desktop computer [13]. From the figure, it can
be seen that an average commercial desktop computer wasted over 90% of its
annual energy consumption while in idle mode. This gives a huge room for further
energy saving efforts through reducing energy consumption or improving light load















Figure 1.4: Typical Annual Energy Consumption of a ENERGY STAR Version 4.0
Compliant Desktop Computer
The results of the research in [13] justify the tightening of the efficiency
requirements in the latest ENERGY STAR Version 5.0 Program Requirements
for Computers that are effective from 1st July 2009. The new requirements ensure
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energy savings in all modes of operation and throughout the complete load range.
In the latest ENERGY STAR computer specification, the efficiency requirements
in active mode are raised to 85% at 0.5p.u. load, and 82% at 0.2p.u. and 1p.u.
loads. Power factor requirement in active load is maintained at 0.9 or greater
at 1p.u. load. A major change in the new specification is the introduction of
Typical Energy Consumption (TEC) as a method for comparing the typical energy
consumed by a computer during standby/off, sleep and idle modes over a year.
The TEC approach calculates the typical annual energy consumption in kWh as a
weighted sum of the measured average power consumption in each of three modes.
The weights are based on a typical usage pattern over a year. Table 1.3 summarizes
the efficiency and power factor requirements for a typical desktop computer in the
new revision. [19]-[20]






Sleep Px is the average power consumption in watts
Idle Tx is the time in percentage of a year
ETEC is the typical energy consumption over a year
Active Efficiency of ≥ 85% at 0.5p.u. load,
≥ 82% at 0.2p.u. and 1p.u. loads
(80 PLUS Bronze efficiency specification)
Power factor ≥ 0.9 at 1p.u. load
In ENERGY STAR Version 1.0 Program Requirements for Computer Servers
that are effective from 15th May 2009, light load power factor requirements of 0.65
at 0.1p.u. load and 0.8 at 0.2p.u. load are introduced for power supplies with
rated power above 500W. These light load power factor requirements at 0.1p.u.
and 0.2p.u. loads may be applied to power supplies with rated power below 500W
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in future revision [21]-[22]. This prompts the possibility of the introduction of light
load power factor requirements for power supplies of desktop computers. Moreover,
bringing the power factor at light load to be close to unity helps to reduce the root-
mean-square (RMS) current drawn from the AC mains. Efficiency at light load will
be improved with lower RMS current flowing in the circuit causing lower device
losses. This in turn helps to reduce power consumption under light load conditions
and meet the ENERGY STAR program requirements for computers.
From both 80 PLUS and ENERGY STAR program requirements, there is
an increasing efficiency requirement across the complete load range at both heavy
and light loads. An increasing power factor requirement is also being demanded
at both heavy and light loads. Thus, the main issue for power supplies of desktop
computers is how do we meet these challenging energy efficiency and power factor
requirements across the complete load range?
1.1 Problem Definition
The general efficiency trends of typical power supplies and typical front stage
power factor correctors (PFCs) operating in continuous conduction mode (CCM)
are shown in Fig. 1.5 and Fig. 1.6 respectively. In addition, the general power
factor trend of typical front stage PFCs operating in CCM is shown in Fig. 1.7.
[19],[23]-[30]



















































Figure 1.7: General Power Factor Trend of CCM PFCs
Introduction 14
high at rated load. However, the efficiency of the power supplies and the PFCs
drops significantly as the output load falls below 0.2p.u.. The power factor also
drops significantly at light load and the drop in power factor is worsened at higher
input line voltages. Both efficiency and power factor are poor at light load.
Poor efficiency at a light load of 0.2p.u. prevents the power supply in meet-
ing the higher efficiency requirement under the latest ENERGY STAR program
requirements and the higher efficiency level of certifications under the 80 PLUS pro-
gram. In addition, poor efficiency at lighter loads in the idle, sleep and standby/off
modes increases the power consumption of a computer and makes it difficult in
meeting the tightened power consumption limits under the latest ENERGY STAR
program requirements. Moreover, poor power factor at light load particularly at
high input line voltages prevents the power supply in meeting the light load power
factor requirements at 0.1p.u and 0.2p.u. loads that may be applied to power sup-
plies of desktop computers. Therefore, poor light load efficiency and poor light
load power factor are the two major problems hindering the achievement of high
energy efficiency and high power factor across the complete load range.
With the increasing consumer awareness and the product differentiation op-
portunity presented by the energy saving programs, solutions are required to im-
prove the light load efficiency and light load power factor in the front stage PFC
to aid the overall efficiency and power factor improvement for desktop computers
power supplies. In Fig. 1.6 and Fig. 1.7, the light load region is also where we can
get higher efficiency gains and higher power factor improvements.
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Some may intuitively consider light load power loss in PFC too small to make
any impact in energy saving. However, with the widespread use of computers
and the amount of time a computer operates at light load as shown in Fig. 1.8,
accumulation of such power loss at light load can be significant. If there is a 1%
efficiency improvement at 0.02p.u. load of a 300W PFC and assuming the PFC
has an initial efficiency of 81%, there will be an energy saving of 0.0903Wh or
0.791kWh per year for each computer power supply. If all of the 1190 million
personal computers in use worldwide [17] operate at a light load of 0.02p.u., there
will be an energy saving of 0.941 billion kWh per year and this is equivalent to
one fifth of the annual power output of one large power plant. It will also give
a reduction in carbon dioxide emissions by approximately 0.706 million tons per
year. Moreover, having a high power factor at light load in PFC helps to reduce
power consumption because the RMS current drawn from the AC mains is reduced,












































Figure 1.8: Annual Energy Consumption and Consumption pattern of a ENERGY
STAR Version 4.0 Compliant Desktop Computer
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Thus, it is important to have high efficiency and power factor at light load in
PFC for energy saving. If the light load efficiency and light load power factor of
PFC are improved, the overall efficiency and power factor of the PFC across the
complete load range can be pushed towards a flatter efficiency curve and a flatter
power factor curve above the 80 PLUS and ENERGY STAR requirements. These
make it easier for the power supply in meeting the increasing efficiency and power
factor requirements across the complete load range.
However, new PFC topologies are not really helpful in improving efficiency at
light load. In any system with new or existing converter topologies, losses can be
classified into variable and constant loss as shown in Fig. 1.9. Variable loss is load
dependent, and comes from conduction and switching losses in the components.
Constant loss is load independent, and comes from core loss in inductors, parasitic
output capacitance Coss loss in MOSFET and gate charge loss. At light load,
constant loss is dominant and causes a steep fall in efficiency. This problem exists
in new or existing converter topologies.
Load (x)
Losses (p.u.)
Variable loss = k1x
2
Constant loss = k2
0
0.005
Figure 1.9: Losses in a general PFC system with Losses (p.u.) = Losses (W)
Rated Power (W)
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The constant loss components can be reduced individually using better com-
ponents and resonant gate drive. However, these constant losses are reduced at the
expense of increase in cost and size and with certain operating limitations. The
energy saving at light load in PFC is comparatively small to justify the cost and
effort required in reducing these constant losses. So, how do we improve the effi-
ciency and power factor at light load in the front stage PFC of desktop computers
power supplies at a low cost?
1.2 Contribution of the Thesis
The contribution of the thesis are summarized as follows.
1. A nonlinear inductor is proposed to improve the efficiency of PFC at light
load by reducing the constant losses contributed by inductors in the system.
Poor light load efficiency in a boost PFC is mainly caused by hysteresis loss
in the boost inductor, which is the dominant contributor of constant loss
at operating frequency below 200kHz. Hysteresis loss in the boost inductor
can be reduced by reducing the inductor current ripple at light load through
the use of a nonlinear inductor that has a higher inductance at light load.
The nonlinear inductor has a gradual increase in inductance as the average
inductor current reduces. A simple design procedure that takes care of the
soft saturation characteristic of a chosen powdered metal core is discussed.
Efficiency of a 300W CCM boost PFC is improved at 0.02p.u. load by 4.22%
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and 3.42% under an input voltage of 85VAC and 265VAC respectively. The
nonlinear inductor achieves efficiency improvement at light load without addi-
tional external components or complex control as compared to other efficiency
improvement efforts. It is a simple idea that does not require any advance
tool for its design and is applicable to any topology or system with inductors.
2. A CCM-DCM digital control scheme that improves efficiency and power fac-
tor at light load by ensuring good input current shaping in both CCM and
DCM is proposed for boost PFC. Conventional digital average current con-
trol designed for CCM operation gives poor input current shaping in DCM
at light load due to nonlinear converter characteristics and inaccurate aver-
age inductor current values obtained through sampling. Poor input current
shaping causes higher current distortion and larger RMS current drawn from
the AC mains, resulting in poor efficiency and power factor at light load.
The proposed CCM-DCM digital control scheme provides good input current
shaping in both CCM and DCM by taking into account the nonlinear con-
verter characteristics and correcting the inductor current samples in DCM.
DCM control is achieved with minimal changes to the CCM average cur-
rent control structure. The proposed CCM-DCM digital control scheme is
computationally simple with the result of all arithmetic operations in the cur-
rent control loop achievable in one clock cycle, whereas other DCM control
schemes require multiple clock cycles. There is a smooth transition between
CCM and DCM operations of the boost converter in each AC half cycle with
the proposed CCM-DCM digital control scheme. At a light load of 0.1p.u.
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and an input voltage of 230VAC, the total harmonic distortion of the input
current is significantly reduced by 87.85%, the power factor is improved from
0.63 to 0.77, and the efficiency is improved by 1.1% for a 300W boost PFC.
3. A multimode digital control scheme that improves efficiency and ensures out-
put voltage regulation at very light load in PFC is proposed. At very light
load, the load independent constant losses become dominant and cause a steep
fall in efficiency. Since the constant loss components are frequency dependent,
they can be reduced as a whole by reducing switching in the PFC with the
proposed multimode digital control scheme. The proposed multimode digital
control scheme consists of the proposed CCM-DCM digital control scheme
and a no load digital control scheme. The proposed no load digital control
scheme that is based on on-off control of the PFC is primarily responsible
for reducing constant losses with reduced switching in the PFC and for en-
suring output voltage regulation at very light load. It can be added easily to
the CCM-DCM digital control scheme without additional and costly external
components. Compared to other on-off control schemes, a small load jump is
sufficient to exit the no load control scheme, and this allows a smooth tran-
sition between the no load control and the CCM-DCM active mode control.
Efficiency of a 300W boost PFC is improved at 0.007p.u. load by 11.53% and
2.19% with the proposed multimode digital control scheme under an input
voltage of 100VAC and 230VAC respectively.
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1.3 Organization of the Thesis
The thesis is organized as follows.
• Chapter 2 identifies core loss in inductor as the main constant loss contrib-
utor at light load in PFC. A nonlinear inductor is proposed for reducing core
loss and a simple design procedure is described. Experimental results are
provided to verify the effectiveness of the proposed solution.
• Chapter 3 presents the proposed CCM-DCM control scheme for improv-
ing efficiency and power factor at light load in PFC. The causes of poor
efficiency and power factor at light load are identified in a conventional digi-
tally controlled PFC. Existing CCM-DCM control strategies are reviewed. A
CCM-DCM digital control scheme is proposed for improving efficiency and
power factor at light load in PFC by ensuring good input current shaping
in both CCM and DCM. Steady state and dynamic performance of the pro-
posed CCM-DCM digital control scheme are discussed with simulation and
experimental verifications.
• Chapter 4 presents the proposed multimode digital control scheme for im-
proving efficiency and ensuring output voltage regulation at very light load
in PFC. The causes of poor efficiency at very light load are identified. Exist-
ing multimode control strategies are reviewed. A multimode digital control
scheme that consists of the proposed CCM-DCM digital control scheme and
a no load digital control scheme is proposed. Experimental results are pro-
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vided to illustrate the steady state and dynamic performance of the proposed
multimode digital control scheme at very light load. Its overall effective-
ness in improving efficiency and power factor at light load in PFC are also
investigated.
• Chapter 5 summarizes the salient features of the proposed solutions that
aid in the improvement of efficiency and power factor at light load in PFC.
Future work is also discussed.
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Chapter 2
Nonlinear Inductor for Improving
Efficiency at Light Load in PFC
2.1 Meeting Increasing Efficiency Requirement
for the Complete Load Range
The challenging efficiency requirements drive efforts to reduce the various
losses in PFC circuits. Solutions such as bridgeless boost PFC and interleaving are
introduced for reducing conduction losses. Bridgeless boost PFC circuits reduce
conduction loss by reducing the number of semiconductor devices in the conducting
path [31]-[32]. On the other hand, interleaving introduces additional phases oper-
ating with sequentially phased switching times over equal fractions of a switching
period. With reasonable inductor current ripple, the conduction loss per phase can
be reduced because the input current is divided equally among the phases. In addi-
tion, the reduced ripple current flowing out of the inductors lowers the conduction
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loss in filter capacitors as the RMS value of the ripple current is lowered [33].
Other efforts to reduce switching and reverse recovery losses include zero
voltage switching (ZVS) or zero current switching (ZCS) of MOSFETs and diodes
using passive or active snubber circuits [34]-[36]. But higher cost from additional
circuitry, higher voltage and current stresses of MOSFETs and diodes, circulating
current, and operating range limitations are limiting factors for practical usage of
such solutions.
These solutions may prove useful for reducing conduction, switching and re-
verse recovery losses. However, the solutions target mainly the higher load op-
erating region. Efficiency is improved at the expense of possible increase in size,
increase in cost and with certain operating limitations. They offer little or no help
at light load, where the load dependent variable losses become less significant than
the load independent constant losses in the PFC as shown in Fig. 1.9.
As seen from the general efficiency trend in Fig. 1.6, the efficiency of PFCs
is poor at light load. Poor light load efficiency is one of the two major problems
hindering the achievement of high energy efficiency and high power factor across
the complete load range. If light load efficiency of PFCs is improved by reducing
the constant losses, the overall efficiency of PFCs across the complete load range
can be pushed towards a flatter efficiency curve above the required 80 PLUS and
ENERGY STAR efficiency levels. This makes it easier for the desktop computer
power supplies in meeting the higher active mode efficiency specification at 0.2p.u.
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load as well as the power consumption limit in the idle, sleep and standby/off
modes under the ENERGY STAR program.
2.2 Causes of Poor Light Load Efficiency in PFC
A theoretical loss calculation is done to determine the root cause of poor light
load efficiency in PFC. The boost topology as PFC gives high efficiency, reduced
electromagnetic interference (EMI) emission, and good input current shaping with
a power factor that is close to unity. The ground connected switch simplifies gate
drive design. However, the boost converter as PFC has problems of inrush current
at startup, high output voltage, higher reverse recovery losses, and no isolation
between input and output. Nevertheless, the boost topology is the most common
topology that is used for frontend PFC in the industry. This is due to its simplicity,
universal input voltage handling capability and superior performance. Thus, the
boost converter will be used as front stage PFC in the loss analysis. [5],[37]
A boost PFC with specifications and circuit parameters as shown in Fig. 2.1
is considered. Since silicon carbide diode is chosen for the boost diode, reverse re-
covery losses can be ignored. Fig. 2.2 shows the various loss components identified
in a boost PFC for the loss calculation. [30],[37]-[40]
Fig. 2.3 shows the power distribution at heavy and light loads under 85VAC
and 265VAC of the universal input voltage range under the assumption of unity
power factor. The variable loss, constant loss and efficiency in percentage are






































where Pvariable loss is the total power loss due to the variable loss components as
identified in Fig. 2.2, Pconstant loss is the total power loss due to the constant loss
components as identified in Fig. 2.2, Pin is the input power, and Pout is the output
power.
The main contributors of losses at light load are the constant losses that
are independent of loading conditions. Table 2.1 shows the different constant loss
components in a boost PFC and their respective loss contribution at 0.02p.u. load.
These are the major causes of poor light load efficiency in a boost PFC. Reducing
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Figure 2.3: Efficiency at universal line and load conditions
each of these constant loss components can give a significant improvement in light
load efficiency. From Table 2.1, the most significant contributor of constant losses
is the core loss from boost inductor. If the core loss of boost inductor can be
reduced, a significant step can be achieved towards the improvement of light load
efficiency.
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Table 2.1: Constant loss Components
Component Factor Loss (% w.r.t. Pin)
85V AC 265V AC
Boost inductor L Core loss 11.064 11.973
Power MOSFET S Coss loss 3.024 3.038
Gate charge loss 0.618 0.621
Input filter inductor Lf Core loss 0.168 0.169
2.3 Nonlinear Inductor for Improving Light Load
Efficiency
Core loss in PFC inductors consists of mainly hysteresis loss and eddy current
loss. Hysteresis loss can be viewed graphically as the energy loss per switching cycle
when magnetization changes along the minor B-H loop under a square wave voltage










where B(t) is the magnetic flux density, N is the number of turns of the winding,
Ac is the area of the core, vL(t) is the voltage applied across the inductor, H(t) is
the magnetic field intensity, iL(t) is the current flowing through the inductor, and
lm is the effective magnetic path length.
Thus, the magnetic flux density B(t) is proportional to the integral of the
voltage vL(t) applied across the inductor and the magnetic field intensity H(t) is
proportional to the current iL(t) flowing through the inductor. From Ampere’s
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Law and magnetic circuits,
H(t)lm = NiL(t) = F(t) = Φ(t)R = B(t)AcR (2.6)
where F(t) is the magnetomotive force, Φ(t) is the total flux, and R is the total
reluctance.
The rectified average inductor current in Fig. 2.5 appears like a DC value
IL in each switching period. Hence, the current iL(t) flowing through the inductor
consists of a DC component IL(t) and an inductor current ripple ∆iL(t) in each
switching period, and is given in (2.7).
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Figure 2.4: B-H hysteresis loop
Substituting (2.7) into (2.6), we have
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Figure 2.5: Inductor current waveform


















From (2.10) and (2.11), the rectified average inductor current IL(t) determines
the position of the minor B-H loop along the major B-H loop, where the magnetic
field intensity H(t) is proportional to the current iL(t) flowing through the inductor
as shown in (2.5). From (2.12) and (2.13), the inductor current switching ripple
determines the size of the minor B-H loop in each switching period. Hysteresis loss






= fsw(core volume)(area of minor B-H loop) (2.14)
where fsw is the switching frequency, Ac is the area of the core, lm is the effective
magnetic path length, H is the magnetic field intensity and B is the magnetic flux
density. It is dependent on the area enclosed by the minor B-H loop and switching
frequency.
Eddy current loss is the conduction loss across the resistance of the inductor
core, and is dominant at higher frequency above 200kHz. For PFC applications, the
switching frequency is normally below 100kHz. Hence, hysteresis loss dominates at
the comparatively lower frequency range, and it can be reduced if the area enclosed
by the minor B-H loop is reduced.
Fig. 2.6 illustrates how an approximation of the area enclosed by the minor
B-H loop can be obtained. The area of the minor B-H loop can be approximated
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Figure 2.6: Approximation of the area enclosed by the minor B-H loop
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From (2.12) and (2.13), the AC flux density ∆B and the AC magnetizing field






















Thus, hysteresis loss can be reduced if the inductor current ripple is reduced.
The other major constant loss contributors are parasitic output capacitance
Coss loss in MOSFET and gate charge loss. The parasitic output capacitance Coss
loss in MOSFET is the energy loss due to the charging and discharging of the
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where Vo is the output voltage that is applied across the drain and source terminals
of the MOSFET in a boost PFC.
Gate charge loss is the energy loss in the gate drive circuit due to the charging
and discharging of the parasitic input capacitance Ciss during the turning on and
off of the MOSFET respectively. It is given by
Pgate = QgateVgatefsw (2.19)
where Qgate is the total gate charge supplied by the gate drive, Vgate is the gate
drive voltage, and fsw is the switching frequency.
Therefore, at light load where the constant loss is dominant, reducing in-











To reduce the inductor current ripple at light load where the average inductor
current is low, a higher inductance L is required as shown in (2.21). However, it is
costly to design a higher inductance for the complete current range using a larger
core. Hence, a nonlinear inductor that has increasing inductance with decreasing
average inductor current flowing through the inductor is required. The variation of
inductance with average inductor current IL(t) in a nonlinear inductor is illustrated







Figure 2.7: The variation of inductance with average inductor current in a nonlinear
inductor
At heavy load, the nonlinear inductor has changing inductance values between
LA and LB in each AC half cycle depending on the instantaneous average inductor
current that flows through the inductor. At light load, the average AC inductor
current is low and the nonlinear inductor has a higher inductance of LB in each
AC half cycle. With the higher inductance at low average inductor current under


















The higher inductance at light load helps to reduce the inductor current ripple.
This, in turn, helps to reduce hysteresis loss and improve light load efficiency.
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This idea of using a nonlinear inductor for improving light load efficiency has
been applied to DC-DC converters for microprocessor application. [41] and [42]
show that a nonlinear inductor fabricated based on LTCC technology with a 3.5
times higher inductance than a constant inductance of 23nH at low output current
can improve light load efficiency of a 12.5W buck converter by more than 30%.
The inductance of the nonlinear inductor at low output current depends on the
conductor width of the one turn inductor. However, this method is only suitable
if the inductance required is very small.
2.4 Nonlinear Inductor Design for PFC
Fig. 2.8 shows two possible profiles of nonlinear inductance. The stepped
gap inductor can only be optimized for a limited load range. The inductance
at high average inductor current is very small when the core becomes saturated.
There will be an abrupt change in inductance values between high inductance at
low average inductor current and low inductance at high average inductor current,
and the inductance values during the transition cannot be easily predicted [43]. In
addition, a special gapped inductor core is required and it cannot be easily obtained
off shelves. Hence, stepped gap inductor is not preferred.
The desired nonlinear inductance profile is one with a gradual decrease in
incremental permeability until saturation is reached. A higher inductance at low
average inductor current will gradually decrease to a lower inductance at high
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average inductor current using the soft saturation characteristic of the core material











Figure 2.8: Nonlinear inductance profiles with increasing inductance under decreas-
ing average inductor current
Materials exhibiting soft saturation are ferrites and powdered metal cores.
Ferrites are good for high frequency applications because they give the lowest core
loss among the various core materials. However, it is difficult to design a nonlinear
inductor with large inductance using the soft saturation profile of ferrites. For a
gapped ferrite core, the inductance profile is approximately linear until saturation
is reached. For an ungapped ferrite core, a very large core will be required as the
soft saturation characteristic is limited to low DC magnetizing field intensity HDC .
On the other hand, the soft saturation characteristic is inherent in powdered
metal cores such as MPP (Molybdenum Permalloy Powder), High Flux, Sendust
and powdered iron because of the distributed air gap in the powdered metal cores.
The incremental permeability decreases gradually as the DC magnetizing field in-
tensity HDC increases within PFC current range. Hence, powdered metal core
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is a suitable core material for nonlinear inductor in PFC application. A suitable
powdered metal core material can be chosen based on core loss or cost considera-
tion. MPP core produces the lowest core loss but comes at a higher cost, whereas
powdered iron core gives the highest core loss but comes at a low cost. [38],[43]
-[49]
Typical design procedure that uses the initial permeability in the inductor
design will result in a significantly lower inductance than the desired value at the
peak AC input current due to the soft saturation characteristics of the powdered
metal core. A problem arises: How do we take care of the natural soft saturation
characteristic in the nonlinear inductor design?
The proposed design steps that take into consideration the natural soft satu-
ration characteristic of a selected powdered metal core material are described and
illustrated using Fig. 2.9 and a flow chart shown in Fig. 2.10. The crucial steps
are highlighted in the flow chart. Depending on the core loss and cost constraints,
a powdered metal core material is selected from the available powdered metal core
materials. With the inherent soft saturation characteristic of the selected powdered
metal core material, a design based on the desired inductance Lfl at the peak value
of the maximum AC input current Iˆinpk will naturally give a higher inductance Lll
at low average inductor current and under light load conditions.
1. Define the peak value of the maximum AC input current Iˆinpk, the acceptable
inductor current ripple ∆iL, the corresponding peak value of the inductor
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current IˆLpk, and the desired inductance Lfl at the peak value of the maximum
AC input current Iˆinpk as shown in Fig. 2.8.
2. With the selected powdered metal core material, determine the maximum
flux density Bmax and the initial permeability µi that are to be used for the
inductor design. From the sketch of the B-H loop characteristic of the chosen
powdered metal core material shown in Fig. 2.9, we select a DC magnetizing
field intensity operating point Hop which corresponds to the peak value of
the maximum AC input current Iˆinpk. The incremental permeability µe at
the selected Hop can be approximated as in (2.24), where G is the percentage
change in initial permeability µi at Hop.









Figure 2.9: B-H loop characteristic of the chosen powdered metal core
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3. Since,












where λ is the flux linkage, L is the inductance, iL is the inductor current, N
is the number of turns of the winding, Φ is the total flux, B is the magnetic
flux density, H is the magnetic field intensity, Ac is the area of the core, lm is
the effective magnetic path length, µr is the relative permeability of the core
material, and µo is the permeability of free space.
The incremental permeability µe of the powdered metal core material at the
selected Hop that corresponds to the peak value of the maximum AC input










Let Hpk be the peak magnetic field intensity and Bpk be the peak flux density
that correspond to the peak value of the inductor current IˆLpk as shown in
Fig. 2.9. The actual peak flux density Bpk,actual that corresponds to IˆLpk
is lower than Bpk due to the soft saturation characteristic of the powdered
metal core. This linear approximation is used to simplify the design procedure
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and it gives an additional margin that prevents the core from entering into
saturation. From Ampere’s Law,
NIˆLpk = Hpklm (2.27)
NIˆinpk = Hoplm (2.28)










where Bpk ≤ Bmax and this limits the maximum Hop that can be selected.











Substituting (2.31) into (2.26),






Choose a core with effective magnetic volume Ve satisfying the above inequal-
ity that takes into account the incremental permeability at the selected Hop.
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Note down the values of the area of the core Ac and the effective magnetic
path length lm of the selected core.
These are important steps to get the right core size to achieve the desired
inductance at Iˆinpk with the soft saturation characteristic of powdered metal
core materials.
4. Determine the number of turns N from Ampere’s Law with the selected DC
magnetizing field intensity operating point Hop. This is also an important
step to achieve the desired inductance at Iˆinpk with the soft saturation char-





5. Calculate Lfl at the peak value of the maximum AC input current Iˆinpk and











If Lfl is lower than the desired inductance at the peak value of the maximum
AC input current, repeat step 4 to 5 with a higher Hop and the corresponding
incremental permeability µe. If Lfl is significantly lower than the desired
inductance at the peak value of the maximum AC input current, repeat step
4 to 5 with a bigger core that has a larger effective magnetic volume Ve. The
bigger core selected should have a higher Ac
lm
ratio so that the inductance
at the peak value of the maximum AC input current can be higher as can
Nonlinear Inductor for Improving Efficiency at Light Load in PFC 41
be seen from (2.34). A smaller core size is possible but at the expense of a
smaller inductance and hence a higher inductor current ripple at the peak
value of the maximum AC input current.
6. Build and test the nonlinear inductor.
With this design procedure that takes care of the natural soft saturation
characteristic in powdered metal core, we will get an inductance that is close to
the desired value at the peak value of the maximum AC input current Iˆinpk at the
first design iteration.
The efficiency of a PFC system is dependent on the design and selection of
components. Light load efficiency of PFC can be increased by reducing hysteresis
loss in the boost inductor. Hysteresis loss can be reduced by reducing the induc-
tor current ripple using higher inductance at light load. The magnitude of the
hysteresis loss reduction is dependent on the given core properties of the chosen
powdered metal core. The percentage reduction in inductor current ripple gives
a proportional percentage reduction in peak AC flux density ∆B, and requires a
proportional percentage increase in light load inductance value.
2.5 Experimental Results and Analysis
The experimental setup is based on a 300W CCM boost PFC with specifi-
cations as shown in Fig. 2.1 and is controlled using Infineon ICE2PCS02 average
current controller [50]. Sendust powdered metal toroid core is selected as the core
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Lfl < desired Lfl << desired
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Figure 2.10: Flow chart of the nonlinear inductor design steps
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material. Two nonlinear inductors are designed with different light load induc-
tances and with the same core material to compare the effect of a higher light load
inductance on efficiency. The design of a nonlinear inductor NL1 is described in
detail as follows.
1. Assuming the boost PFC has an efficiency of 94% at full load of 300W, the
peak value of the maximum AC input current Iˆinpk under the minimum AC






Let the acceptable inductor current ripple be ∆iL = 2.5A, the peak value of




For a boost PFC, the voltage across the boost inductor L when the MOSFET










= vo − vg (2.37)
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where ton and toff are the time duration that the MOSFET is turned on
and off respectively, vg is the rectified AC input voltage at the input of the
boost PFC, vo is the output voltage of the boost PFC, Tsw and Fsw are the




The maximum value of L occurs when D = 0.5. Thus, to achieve the ac-
ceptable inductor current ripple at the peak value of the maximum AC input







2. From the Sendust powdered metal core characteristics given in [48], let the
maximum flux density Bmax = 0.9T and the initial permeability µi = 125.
We select the DC magnetizing field intensity operating point Hop1, which
corresponds to Iˆinpk, to be 3750A/m or 47oe. The percentage change in
initial permeability µi atHop1 is 50%. Therefore, G = 0.5 and the incremental
permeability µe at the selected Hop1 can be approximated as µe = Gµi = 62.5.
3. Choose a core with effective magnetic volume Ve satisfying the following in-
equality that takes into account the incremental permeability at the selected
Hop.
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From [48], the core CS468125 with Ve = 15.584cm
3, Ac = 1.34cm
2 and
lm = 11.63cm is selected.








Select N1 = 83.
5. With the above design parameters, Lfl at the peak value of the maximum


















The nonlinear inductor NL1 is designed to get a desired inductance Lfl of
0.6mH at the peak value of the maximum AC input current Iˆinpk. With the design
procedure that takes cares of the soft saturation characteristic of Sendust powdered
metal core, an inductance Lfl of 0.624mH at Iˆinpk and an inductance Lll of 1.247mH
at low average inductor current and under light load conditions are obtained. In
NL1, there is a 99.84% change in inductance between the desired inductance Lfl at
the peak value of the maximum AC input current and Lll at low average inductor
current. The core dimensions and design parameters of the nonlinear inductor NL1
with Sendust powdered metal core are summarized in Table 2.2.
To get a further reduction of inductor current ripple by 1.5 times at light load,
a nonlinear inductor NL2 is designed with an inductance Lll at low average inductor
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Table 2.2: NL1 Core Dimensions and Design Parameters














current and under light load conditions that is approximately 1.5 times higher than
1.247mH. The nonlinear inductor NL2 has an inductance Lfl of 0.776mH at the
peak value of the maximum AC input current and an inductance Lll of 1.847mH
at low average inductor current and under light load conditions. In NL2, the
percentage change in inductance between the inductance Lfl at the peak value of
the maximum AC input current and Lll at low average inductor current is 138%.
Fig. 2.11 shows the loss calculation comparison of the boost PFC using NL1 and
NL2 at 0.02p.u. load under input voltages of 85VAC and 265VAC. With a 1.5 times
higher inductance at low average inductor current under light load conditions, an
approximately 5% increase in efficiency at light load can be achieved.
The boost PFC is first run using the nonlinear inductor NL1 at input volt-
ages of 85VAC and 265VAC, from rated load to 0.02p.u. load. Then, the same
boost PFC is run with the nonlinear inductor NL2 under the same line and load
conditions. Fig. 2.12 shows a photograph of the experimental setup and Fig. 2.13


































Figure 2.11: Efficiency improvement at light load with higher Lll
shows the experimental measurement of the inductance of both nonlinear induc-
tors. In Fig. 2.13, both inductors exhibit the desired nonlinear inductance profile.
NL2 has 1.5 times higher inductance at low average inductor current and under
light load conditions than that of NL1.
 





























Figure 2.13: Inductance of the nonlinear inductors
The inductances of both nonlinear inductors are computed using (2.39) with
variables obtained from experimental measurement in a switching period. When
the MOSFET of the boost PFC turns on, the inductor voltage vL is equal to the
rectified input voltage vg. The variables ∆t and ∆iL are measured at the peak
of vg under different output power and hence under different peak input current.
The inductance at different input current is obtained by substituting the measured
variables into (2.39). An assumption made during the inductance measurement
is the inductor current is approximately linear between the two points of measure
because the switching frequency is high.
However, the actual inductor current is exponentially increasing during the
MOSFET turn-on time period instead of linearly increasing as shown in Fig 2.14.
This is due to the presence of a small inductor winding resistance Rw and the
turn-on resistance of the MOSFET Ron that are in series with the boost inductor
L. Fig. 2.15 shows the equivalent circuit of the boost PFC when the MOSFET
turns on.





























where Rt = Rw +Ron.
The characteristic equation of the above differential equation is










Let the particular solution be
iL(t) = Kvg (2.43)
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Since the switching frequency is high, the rectified AC input voltage vg appears
constant in each switching period Tsw. Thus, differentiating the particular solution




Substituting the particular solution in (2.43) and its differential in (2.44) into (2.40),























A = − vg
Rt
(2.48)




(1− e−(RtL )t) (2.49)
From (2.39) and from Fig. 2.14, the inductance is inversely proportional to the
gradient of a straight line drawn through the two points of measure on the inductor
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current. The gradient of the straight line drawn through the two points of measure
on the actual exponentially increasing inductor current is different from the gradient
of the ideal linearly increasing inductor current. Thus, the exponential nature of
the actual inductor current results in inaccurate inductance value obtained between
the two points of measure for an input current level using (2.39).
The worst case in inductance measurement occurs when the difference in gra-
dient between the straight lines drawn through the two points of measure on the
actual exponentially increasing inductor current and on the ideal linearly increas-
ing inductor current is the largest. Since the resolutions of the time and current
measuring instruments are limited, ∆t is kept at approximately 50% or more of the
MOSFET turn-on time period Ton so as to ensure that ∆t and ∆iL are sufficiently
large for an accurate gradient estimation. The largest gradient difference occurs
when the first point of measure is at the start of the exponentially increasing cur-
rent and the second point of measure is at the point where ∆t is greater or equal to
Ton
2
such that the absolute difference between the exponentially increasing current
and the ideal linearly increasing current is the largest.
Assuming at t = 0, iL(0) = 0. The exponentially increasing inductor current
is given by (2.49). The inductor current at the end of the MOSFET turn-on time




(1− e−(RtL )Ton) (2.50)
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The current error between the actual exponentially increasing current and the ideal
linearly increasing current is























The largest current error occurs when
d(∆iL,err(t))
dt
= 0. Using Maclaurin series
of ex and ln(1 + x) with higher order terms ignored since the term (Rt
L
)Ton is very
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Therefore, the worst case in inductance measurement with the largest gradient
difference occurs when the first point of measure is at the start of the exponentially
increasing current and the second point of measure is at Ton
2
from the first point of



















Figure 2.16: The worst case in inductance measurement
With the worst case condition identified, let us quantify the error in induc-










(1− e−(RtL )(Ton2 )) (2.55)
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Therefore, the ratio of the difference in inductance with respect to the inductance

























Substituting (2.54) and (2.55) into (2.58) and using Maclaurin series of ex with
higher order terms ignored since the term (Rt
L
)Ton is very small, the error in induc-
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From (2.59), the largest error in inductance measurement occurs when
∣∣∣RtL Ton4 ∣∣∣
is large. This in turn happens under the conditions that Ton is large and L is small.
Since the inductance is computed with variables measured at the peak of the input
voltage, the largest Ton occurs under the minimum input voltage of 85VAC and
the smallest L occurs under the maximum input current at peak loading where the
nonlinear inductance is at the minimum.
From Fig. 2.13, the minimum L at the maximum input current is given by
nonlinear inductor NL1 and is approximately 0.6mH. The boost PFC is operating
in CCM under minimum input voltage and peak loading. In CCM, the duty ratio
of the boost PFC is approximately given by
d = 1− vg
Vo
(2.60)
The MOSFET turn-on time period is




, Vo = 390V , and vg = vg,pk = 85
√
2.
For the MOSFET S and the inductor NL1 used in the experimental setup,
Ron = 0.42Ω and Rw = 0.158Ω. Substituting these parameters into (2.60), (2.61)
and (2.59), the percentage error in the inductance measurement for the worst case
is -0.256%. The error in the inductance measurement for the worst case is very
small. Thus, the assumption that the inductor current is approximately linear in
each switching cycle provides a close estimate of the actual inductance at an input
current level from the experiment.
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Fig. 2.17 and 2.18 show the efficiency and power factor of the boost PFC
using the nonlinear inductors NL1 and NL2 at 85VAC respectively. Fig. 2.19 and
2.20 show the efficiency and power factor of the boost PFC using the nonlinear
inductors NL1 and NL2 at 265VAC respectively. A nonlinear inductor that gives
a higher inductance at low average inductor current and under light load conditions
results in a 4.22% and 3.42% efficiency improvement at 0.02p.u. load under an input
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Figure 2.18: Power Factor of boost PFC at input voltage of 85VAC
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Figure 2.20: Power Factor of boost PFC at input voltage of 265VAC
The power factors at both input voltage levels are also improved with a higher
inductance at low average inductor current and under light load conditions because
the reduced inductor current ripple pushes the operation of the PFC into CCM,
resulting in better input current shaping with the CCM average current controller.
Fig. 2.21 shows a comparison of the inductor current ripple with NL1 and NL2
at 0.02p.u. load under an input voltage of 265VAC. The inductor current ripple
reduction is approximately 31% with NL2.
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Figure 2.21: Inductor current ripple at 0.02p.u. load and input voltage of 265VAC
In the experimental setup, the 300W CCM boost PFC is controlled using
Infineon ICE2PCS02 CCM PFC controller. The controller employs an average
current control scheme with a nonlinear gain block that takes into account the
universal input voltage range and defines the required amplitude of the inductor
current for a load. This causes the current control loop to be dependent on the RMS
input voltage value, which varies within the universal input voltage range between
85VAC and 265VAC. This average current control scheme is different from the
conventional average current control whereby there is an input voltage feedforward
circuit that takes into account the universal input voltage range and defines the
required amplitude of the inductor current for a load. In the conventional average
current control, the current control loop is independent of input voltage.
Fig. 2.22 shows the inner current control loop of the ICE2PCS02 CCM PFC
controller. M1 andM2 are the outputs of the nonlinear gain block and are selected
based on the output of the outer voltage controller. The values of M1 and M2 are
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different for the same load at different input voltages. Thus, the cutoff frequency
and phase margin of the inner current control loop are different for the same load
at different input voltages. The current control loop is designed based on full load
condition and under an input voltage of 85VAC using the desired inductance at the
peak AC input current. The stability of the current control loop is verified under



















Figure 2.22: The inner current control loop of the ICE2PCS02 CCM PFC controller
Since the current control loop is dependent on the value of the inductance,
it is important to verify if the control is stable when the inductance increases at
light load using a nonlinear inductor. An inductor L with a constant inductance of
0.75mH and the nonlinear inductor NL2 with inductances varying approximately
between 0.75mH at peak AC input current and 1.85mH at low input current are
used for the control stability analysis. At a light load of 0.02p.u. for input voltages
of 85VAC and 265VAC, the average inductor current is low and the inductance of
the nonlinear inductor NL2 is approximately constant at Lll of 1.85mH. Fig. 2.23
and Fig. 2.24 show the bode plots of the current control loop at 0.02p.u. load using
the inductor L with a constant inductance of 0.75mH and the nonlinear inductor
NL2 with a light load inductance of 1.85mH under an input voltage of 85VAC and
















































Figure 2.23: Bode plot of the current control loop at 0.02p.u. load under an input
voltage of 85VAC using a constant inductance and a nonlinear inductance
When the inductance increases at a light load of 0.02p.u. using the nonlinear
inductor NL2, the phase margin at the gain crossover frequency is positive and is
sufficient for stable operation of the current control loop under both input voltages
of 85VAC and 265VAC. In fact, the higher inductance at light load with NL2 gives
a higher phase margin and hence a higher stability margin as compared to the case
when the constant inductor L is used. With a 2.5 times higher inductance at light
load using the nonlinear inductor NL2, the phase margin is improved by 58.36%
and 55.87% under an input voltage of 85VAC and 265VAC respectively. However,
the gain crossover frequency is reduced by 36.46% and 36.33% with a 2.5 times
higher inductance at light load under an input voltage of 85VAC and 265VAC






































Figure 2.24: Bode plot of the current control loop at 0.02p.u. load under an input
voltage of 265VAC using a constant inductance and a nonlinear inductance
respectively. Nevertheless, the gain crossover frequencies at light load with the
nonlinear inductor NL2 are relatively high as compared to the switching frequency
of 65kHz, providing a fast current regulation.
For the largest variation in inductance of the nonlinear inductor NL2 within
each AC half cycle, the stability of the inner current control loop is analyzed under
minimum input voltage of 85VAC and full load where maximum input AC current
flows. Fig. 2.25 and Fig. 2.26 show plots of the gain crossover frequency fc and
the phase margin with respect to the input current respectively at full load under
an input voltage of 85VAC using the inductor L with a constant inductance of
0.75mH and the nonlinear inductor NL2. The experimental measurement of the
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Figure 2.25: Plot of gain crossover frequency with respect to input current at full























Figure 2.26: Plot of phase margin with respect to input current at full load under
an input voltage of 85VAC using a constant inductance and a nonlinear inductance
Comparing with respect to the case when a constant inductance is used, the
gain crossover frequency and the phase margin vary as the inductance changes
with the input current within each AC half cycle when a nonlinear inductance is
used. The gain crossover frequency is reduced by 58.03% and the phase margin
is increased by 27.17% near the zero crossings of the AC input current with a
higher inductance at low average input current using the nonlinear inductor NL2.
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Since the phase margin remains high under the wide variation in inductance of
the nonlinear inductor NL2 within each AC half cycle, the current control loop is
stable as the inductance changes with the AC input current.
The nonlinear inductor helps to improve the phase margin at low average
inductor current and under light load conditions. On the other hand, the gain
crossover frequency at low average inductor current and under light load condi-
tions is reduced. A lower gain crossover frequency results in slower current regula-
tion. This will lead to a larger tracking error in the inductor current and a higher
distortion in the input current. To quantify the effect of reduced gain crossover fre-
quency, the total harmonic distortion (THD) of the input current when a nonlinear
inductor NL2 and a constant inductance of 0.75mH are used is compared.
In Fig. 2.23 under a light load of 0.02p.u. and an input voltage of 85VAC, the
gain crossover frequency is reduced by by 36.46% with a 2.5 times higher inductance
using the nonlinear inductor NL2. In Fig. 2.25 under full load and minimum input
voltage of 85VAC, the gain crossover frequency is reduced by 58.03% near the
zero crossings of the AC input current with a higher inductance at low average
input current using the nonlinear inductor NL2. Thus, the effect of reduced gain
crossover frequency is analyzed for a light load of 0.02p.u. under an input voltage
of 85VAC where the nonlinear inductance is high and for full load under an input
voltage of 85VAC where there is the largest variation in inductance within each AC
half cycle. Table 2.3 summarizes the THD of the input current from the simulation
results.
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Table 2.3: Total harmonic distortion of the input current
Condition Constant inductance of 0.75mH Nonlinear inductor NL2
0.02p.u. load, 85VAC 27.29% 15.88%
Full load, 85VAC 2.18% 2.38%
At 0.02p.u. load under an input voltage of 85VAC, the gain crossover fre-
quency is reduced by 36.46% with a 2.5 times higher inductance using the nonlinear
inductor NL2. From Table 2.3, the THD of the input current at 0.02p.u. load is
reduced by 11.41% when the nonlinear inductor NL2 is used. The reduction in
the THD of the input current is due to the reduced inductor current ripple with
the higher inductance of NL2 at light load. Thus, the reduced gain crossover fre-
quency under light load conditions does not affect the performance of the current
regulation. At full load and under an input voltage of 85VAC, the gain crossover
frequency is reduced by 58.03% near the zero crossings of the AC input current
with a higher inductance at low average input current using the nonlinear inductor
NL2. The THD of the input current at full load is slightly increased by 0.2% under
the wide variation in inductance of the nonlinear inductor NL2 within each AC half
cycle. Therefore, the reduction in gain crossover frequency does not significantly
affect the performance of the current regulation at heavy load where there is the
largest variation in inductance within each AC half cycle.
Ferrites are commonly used as core materials for inductors in power supplies
due to the low cost of ferrites. Thus, it is of interest to verify if the proposed
nonlinear inductor that is designed using Sendust powdered metal core provides
a cost feasible solution for improving light load efficiency. An inductor with a
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constant inductance of 0.75mH is designed using ferrites. The nonlinear inductor
NL2 with inductances varying approximately between 0.75mH at peak AC input
current and 1.85mH at low input current is used for the cost comparison. The
constant inductance designed using ferrites and the nonlinear inductance designed
using Sendust powdered metal core have the same desired inductance at the peak
value of the maximum AC input current. The design parameters, core dimensions,
core parts and unit cost of both inductors are listed in Table 2.4. [48], [51]
Table 2.4: Cost comparison between constant inductor and nonlinear inductor
Nonlinear inductor using Constant inductance using
powdered metal core ferrites core
Core material Sendust PC95
















Core manufacturer Arnold TDK
Core parts MS-185125-2 (core) PC95PQ3535Z-12 (core)
BPQ3535-1112CPFR (bobbin)
Unit cost (USD) $4.58 $4.50+$2.10=$6.60
From Table 2.4, there is a cost saving of 30.6% with the nonlinear inductor
NL2 designed using Sendust powdered metal core. Thus, the proposed nonlinear
inductor helps to improve light load efficiency without an increase in cost. It
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provides a simple means to reduce constant losses contributed by inductors in
power supplies and improves light load efficiency.
2.6 Summary
Poor light load efficiency is one of the two major problems hindering the
achievement of high energy efficiency and high power factor across the complete
load range. Most of the existing efficiency improvement efforts focus on reducing
the load dependent variable loss in PFCs. Efficiency is improved at the expense of
possible increase in size, increase in cost, with complex control, and with certain
operating limitations. However, these solutions offer minimal help at light load
where the load independent constant loss dominates.
Currently, there are comparatively fewer efficiency improvement efforts that
target light load efficiency improvement in PFCs. If constant loss is reduced, the
light load efficiency can be improved and light load power consumption can be
reduced. The overall efficiency curve of PFCs across the complete load range can
be pushed towards a flatter efficiency curve above the required ENERGY STAR
and 80 PLUS efficiency levels. This will make it easier for the computer power
supplies to meet the higher active mode efficiency specifications as well as the
power consumption limits in idle, sleep and standby modes under the ENERGY
STAR program.
A loss analysis is done to determine the major loss contributor at light load.
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Poor efficiency at light load in boost PFC is mainly caused by hysteresis loss in the
boost inductor. Hysteresis loss in the boost inductor can be reduced by reducing
the inductor current ripple through the use of a nonlinear inductor. A simple design
procedure that takes care of the soft saturation characteristic of a chosen powdered
metal core is discussed. Efficiency of a CCM boost PFC is improved at 0.02p.u.
load by 4.22% and 3.42% for an input voltage of 85VAC and 265VAC respectively.
A 3% to 4% efficiency improvement may not sound very significant. However,
every PFC topology and every power supply have poor light load efficiency, and
every power supply has one or more inductors. The nonlinear inductor, with a
higher inductance at low average inductor current and under light load conditions
and a lower inductance at high average inductor current, achieves efficiency im-
provement at light load without additional components or complex control. This
solution is applicable to any topology or system with inductors. It is also a simple
idea that does not require advance tool for its design. Thus, the nonlinear induc-
tor provides a simple means to reduce constant losses contributed by inductors in
power supplies and improves light load efficiency.
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Chapter 3
CCM-DCM Digital Control for
Improving Efficiency and Power
Factor at Light Load
3.1 Control of PFC for Complete Load Range
With energy consumption limits defined for desktop computer power supplies
in active, idle, sleep and standby/off modes and with power factor requirements
defined for heavy and light loads, minimizing individual device losses through topo-
logical improvement is not the only issue. Different control strategies are required
for the different operating conditions of the PFC in order to meet the corresponding
efficiency, power factor and performance requirements at different loading. [8]
For high power levels, controllers are designed for converter operation in CCM
to achieve low THD of the input current, low EMI emission, high power factor,
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and high efficiency. The controllers are also required to ensure fast output voltage
regulation for the PFC such that the dynamic response at the output of the power
supplies are not affected.
At light load conditions and under idle operating mode, high efficiency and
high power factor are increasingly desired in desktop computer power supplies
for energy saving initiative and product differentiation with the certification of
energy saving programs. Having higher power factor helps to reduce the power
consumption at light load because the RMS current drawn from the AC mains
is reduced. The reduced RMS current will lead to lower device losses and hence
lower power consumption at light load. However, the efficiency and power factor
of a typical CCM PFC are poor at light load. DCM will appear in the inductor
current at light load near the zero crossings of the input current, causing input
current distortion that reduces efficiency and power factor. Thus, a different control
strategy is required to ensure input current shaping in DCM whereby converters
exhibit nonlinear characteristics. The control strategy must also ensure that there
is a smooth transition between CCM and DCM operations and provide fast output
voltage regulation for the PFC.
Furthermore, the demand for reduced input power consumption at very light
load during sleep and standby modes while maintaining regulated output voltage
presents even more challenges to the PFC control design. A different control strat-
egy is also required. This may involve disabling unneeded features and lowering
the switching frequency of the controller to minimize input power consumption.
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Thus, there is a need for a multimode control scheme with different control
strategies for the different operating conditions of the PFC. The need for added con-
trol complexities makes digital control useful because it provides ease of changing
control algorithms to match changing operating conditions for improving efficiency
and power factor at light load without additional and costly external components.
For digital control of front stage PFC, the following questions need to be con-
sidered. At high power levels, what is a suitable CCM PFC control scheme for
digital implementation? What is a suitable DCM PFC control scheme to be used
at light load with digital implementation? What is a suitable control scheme for
very light load conditions that ensures minimum power consumption and output
voltage regulation?
3.2 Suitable CCM PFC Control Scheme for Dig-
ital Implementation
Boost converter will be used as frontend PFC for the digital control design.
A boost converter cascaded after a diode bridge rectifier can be used to emulate
an ideal rectifier. An ideal rectifier should appear like a resistor load to the AC
input as shown in Fig. 3.1. In this way, the rectified AC input current ig(t) will
be proportional to the rectified AC input voltage vg(t) as in (3.1), having the same
























Figure 3.1: An ideal rectifier
Re is the emulated resistance of the ideal rectifier. The above relationship
in (3.1) will produce unity power factor. Average output voltage regulation and
average power regulation can be achieved by varying the emulated resistance as





In the following section, the commonly used input current control techniques
that are suitable for CCM boost PFC are discussed.
3.2.1 Input Current Control Techniques for CCM PFC Con-
verters
3.2.1.1 Average Current Control
In average current control, the inner loop current controller ensures that
the average inductor current iL tracks the rectified sinusoidal reference current
waveform i∗L. The reference current is obtained by multiplying the output of the
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outer voltage control loop vcontrol with a rectified sinusoidal waveform obtained
from the AC input voltage vg. In this way, the average inductor current and hence











































Figure 3.2: Average current control with input voltage feedforward
iL
iin
Figure 3.3: Current waveforms under average current control
Feedforward of the input voltage amplitude is commonly included in the im-
plementation of average current control. Let us investigate the problem of the
control scheme if input voltage feedforward is not added.
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Without input voltage feedforward, the reference inductor current with aver-
age current control is given by
i∗L = KxKvgvg(t)vcontrol(t) (3.3)
Assuming the rectifier is lossless, the average input power will be the same
as the average output power.
Pin = Pout
Vin,rmsIin,rms = VoIo (3.4)
If the amplitude of the input voltage is doubled, the amplitude of the input
current should be halved to maintain the same output power as seen in (3.4).
However, from (3.3), a doubling in the amplitude of the input voltage will lead to
a doubling in the amplitude of the input current. This will cause the DC output
voltage to increase at the same output power.
On the other hand, with input voltage feedforward, the reference inductor





If the amplitude of the input voltage is doubled at the same output power, vFF
magnitude will be doubled as well. From (3.5), the amplitude of the input current
will be halved. Thus, input voltage feedforward allows the DC output voltage to be
less sensitive to variations in the AC input voltage. Moreover, the average output
power can be directly controlled by the output of the outer voltage control loop
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vcontrol and is independent of the input voltage vg. Thus, input voltage feedforward
makes the control scheme suitable for universal input voltage applications.
Average current control scheme gives good input current shaping because the
average input current is directly controlled. The control scheme is less sensitive to
switching noise as compared to peak current and hysteresis current control, which
will be described in the later sections. This is due to the averaging of inductor
current before applying it to the average current controller. A constant switching
frequency is used in average current control. This allows a simpler and smaller input
EMI filter design as well as for the design of the other energy storage elements. [5],
[37]
However, the dynamic response of the inner loop current control is slower
than peak current and hysteresis current control. This is due to the averaging
of inductor current, which limits the bandwidth of the current control. Another
disadvantage of the average current control scheme is that a multiplier is needed and
it increases the cost and size of the controller. As compared to other input current
control techniques, a current compensator is required in average current control.
The current controller must take into account the different converter operating
points during an AC line period and the different input voltages if no input voltage
feedforward is used. [5], [37], [52]
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3.2.1.2 Peak Current Control
In peak current control, the peak switch current tracks the rectified sinu-
soidal reference current waveform. The switch is turned on at a constant frequency
by a clock signal and is turned off when the peak switch current is equal to the
rectified sinusoidal reference current waveform. The reference current is obtained
by multiplying the output of the outer voltage control loop with a rectified sinu-
soidal waveform obtained from the AC input voltage. Thus, the rectified sinusoidal
reference current waveform is proportional and in phase with the input voltage.
Peak current control is simple to implement, and gives fast overcurrent pro-
tection by limiting the reference current amplitude. The control dynamics are
simpler and faster, and no current compensator is required. A constant switching
frequency is used in peak current control. This allows a simpler and smaller input
EMI filter design as well as for the design of the other energy storage elements.
On the other hand, peak current control introduces a peak to average error in
the average input current by an amount that corresponds to the inductor current
ripple. This results in deviation from the sinusoidal reference current waveform.
The input current distortion increases at high input line voltages and at light load
due to the peak to average error. A major disadvantage of this control scheme
is that the control is inherently unstable for duty ratio above 0.5 regardless of
the converter topology [5], [37], [52]-[54]. A compensating ramp signal is needed
to stabilize the control. However, the addition of the compensating ramp signal
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causes the average input current to deviate further from the sinusoidal reference
current waveform, particularly near the zero crossings of the input current.
The input current distortion can be reduced by changing the reference current
waveform such that the peak to average error and the compensating ramp signal
are compensated in the reference current waveform. The ideal reference current
waveform that gives reduced input current distortion is given by the sum of the
peak switch current and the instantaneous value of the compensating ramp signal
at the switch turn-off instant [53]. At low input line voltages, the ideal reference
current waveform is sinusoidal and has a load dependent DC offset that decreases
as load reduces. At high input line voltages, the ideal reference current waveform
has a load dependent dip at the peak of the input line voltage that increases as
load reduces as well as a load dependent DC offset that decreases as load reduces.
In [53] and [54], the ideal reference current waveform is approximated by
adding a DC offset to the rectified sinusoidal waveform obtained from the AC
input voltage at the input of the multiplier that generates the reference current
waveform. In [53], a nonlinear circuit that produces a soft clamped sinusoidal
waveform with a constant DC offset is also introduced for better approximation of
the ideal reference current waveform at both high and low input line voltages. Both
methods reduce input current distortion primarily at heavy load and low input line
voltages. They cannot ensure low input current distortion across the complete load
range and universal input voltages, particularly at light load and high input line
voltages. Both methods provide an approximation of the ideal reference waveform.
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The ideal reference waveform is a function of the load and the input line voltage,
and it is difficult to generate the ideal reference waveform for the complete load
range and universal input voltages to fully compensate for the peak to average error
and the compensating ramp signal. Thus, this control scheme is not suitable for
universal input operation. Moreover, peak current control is sensitive to switching
noise in the switch current signal [5], [37], [52].
3.2.1.3 Hysteresis Current Control
With hysteresis current control, the inductor current is controlled between two
sinusoidal reference current waveforms. The switch is turned on when the inductor
current falls below the lower current reference signal. The switch is turned off when
the inductor current goes above the upper current reference signal. A constant
hysteresis band or a variable hysteresis band may be used. Fig. 3.4 shows the
current waveforms under hysteresis current control with a variable hysteresis band.
The reference current signals are obtained by multiplying the output of the outer




Figure 3.4: Current waveforms under hysteresis current control with a variable
hysteresis band
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Hysteresis current control is simple to implement. It gives fast and robust
current control with good input current shaping. No current compensator and no
compensating ramp signal are required. However, a variable switching frequency
results from hysteresis current control. This requires the energy storage elements
and the input EMI filter to be designed based on the lowest switching frequency,
and thus results in higher component cost and size. To prevent the switching
frequency from becoming too high, a minimum turn-off time can be imposed on
the switch near the zero crossings of the input current. However, this introduces
input current distortion near the zero crossings of the input current. Moreover, the
control scheme is sensitive to switching noise in the inductor current signal. [5],
[37], [52]
3.2.1.4 Nonlinear Carrier Control
In nonlinear carrier control shown in Fig. 3.5 and in Fig. 3.6, the switch
current is integrated over a switching cycle and this integral is proportional to the
average switch current. The average switch current is controlled to be proportional
to a nonlinear carrier signal by turning the switch off when the integral of the
switch current is equal to the nonlinear carrier signal. The integral of the switch
current is reset to zero when the switch turns off. The switch is turned on at a
constant frequency by a clock signal.
The parabolic carrier signal is a nonlinear function of duty ratio and is dif-
ferent for different PFC converter topologies. Its waveshape is selected so that the









































Figure 3.6: Current waveforms under nonlinear carrier control
control gives ideal input current shaping in CCM. The amplitude of the nonlinear
carrier signal is controlled by the output of the outer voltage control loop vcontrol.
This, in turn, controls the amplitude of the input current.
Nonlinear carrier control is inherently stable [37]. It is suitable for many PFC
converter topologies such as boost, buck-boost, SEPIC, C´uk and flyback. Sensing
of the input voltage is not required, and the control is suitable for universal input
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voltage applications. In addition, no multiplier and no current compensator are
required. The integration of switch current makes the control less sensitive to
switching noises. Moreover, a constant switching frequency is used in nonlinear
carrier control. This allows a simpler and smaller input EMI filter design as well
as for the design of the other energy storage elements.
However, the AC input current waveform becomes distorted when the con-
verter enters into DCM operation. As the load reduces, DCM occurs near the zero
crossings of the input current. The CCM nonlinear carrier control is unable to
ensure good input current shaping in DCM and this results in input current dis-
tortion near the zero crossings of the input current. In addition, nonlinear carrier
control is more complex as compared to the previously described control schemes
due to the need to generate the nonlinear carrier signal. [37], [55]-[56]
3.2.1.5 One Cycle Control
One cycle control is a control strategy with dead-beat action. The inductor
current is integrated over a switching cycle. This integral is proportional to the
average inductor current and hence the average input current. The average inductor
current is controlled to be proportional to a carrier signal that is derived from the
boost duty ratio relationship. The switch is turned on at a constant frequency by a
clock signal. When the integral of the inductor current is equal to the carrier signal,
the switch is turned off. The integral of the inductor current is reset to zero when
the switch turns off. The amplitude of the average input current is modulated by
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the carrier signal, which is in turn controlled by the output of the outer voltage
control loop.
One cycle control gives large signal stability with dead-beat action. Sensing
of the input voltage is not required. In addition, no multiplier and current com-
pensator are required. The integration of inductor current makes the control less
sensitive to switching noises. Moreover, a constant switching frequency is used in
one cycle control. This allows a simpler and smaller input EMI filter design as well
as for the design of the other energy storage elements. But there is a slight distor-
tion at the peak of the AC input current waveform. This input current distortion
is worsened when the converter enters into DCM operation. [57]
3.2.2 Suitable CCM PFC Control Scheme for Boost PFC
with Digital Implementation
Average current control can be easily implemented in digital form and it pro-
vides good input current shaping [58]-[60]. For peak current control and hysteresis
current control, the instantaneous values of the switch current and inductor cur-
rent are required for comparison with the sinusoidal reference current waveforms.
The peak values of the switch current and the inductor current may not be accu-
rately captured through sampling. A very high speed and high resolution analog
to digital converter (ADC) will be required for accurate detection of the peak cur-
rent values and this is costly. Both peak current control and hysteresis current
control are instantaneous current control scheme and are not suitable for digital
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implementation.
In nonlinear carrier control, the switch current is sensed and integrated over
a switching cycle to obtain the average switch current. However, it is not easy to
obtain the average switch current through sampling. A very high speed and high
resolution ADC will be required for accurate sampling of the switch current for
averaging and this is costly. Moreover, the averaging of the switch current with
digital implementation requires a division computation, which is iterative and com-
putationally intensive. In addition, it is difficult to generate the nonlinear carrier
signal digitally as it is a nonlinear function of duty ratio of the current switching
cycle. Thus, nonlinear carrier control is not suitable for digital implementation.
In one cycle control, the inductor current is sensed and integrated over a
switching cycle to obtain the average inductor current. A very high speed and high
resolution ADC will be required for accurate sampling of the inductor current for
averaging and this is costly. In addition, the averaging of the inductor current with
digital implementation requires a division computation, which is iterative and com-
putationally intensive. Alternatively, it is possible to obtain the average inductor
current by sampling the inductor current in the middle of the switch turn-on time.
However, one cycle control involves a comparison between the average inductor
current and the instantaneous value of a continuous carrier signal to determine the
switch turn-off instance. It is difficult to generate the carrier signal digitally as it
is dependent on the duty ratio of the current switching cycle in CCM and it is a
nonlinear function of duty ratio in DCM. Thus, one cycle control is not suitable
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for digital implementation.
An alternative approach is to solve for the duty cycle directly in the CCM
average current control law of one cycle control as in [61]. The digital computation
of the duty cycle is simple. However, the input current is distorted near the zero
crossings of the input current. The input current distortion is worsened as load
reduces. Another direct duty cycle computation method is based on predictive
deadbeat current control [62]. Good input current shaping can be achieved in both
CCM and DCM. But this control method is parameter dependent and is more
computationally intensive as compared to average current control. The higher
amount of computation in the digital algorithm will limit the switching frequency
to lower values, and hence increase the size of the converter design.
The performance of the various control schemes in DCM is discussed in the
control review so that the control technique selected can also provide good input
current shaping in DCM. For ease of control implementation in digital form and
for good input current shaping in CCM, average current control is selected.
3.2.3 CCM Control Design
3.2.3.1 Modeling of Boost Converter for Average Current Control
A boost PFC, with specifications and circuit parameters as shown in Fig. 3.7,
is considered for the control design. Fig. 3.8 shows the boost PFC with average
current control in digital form and designed for CCM operation. Input voltage
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Figure 3.8: Digital CCM average current control with input voltage feedforward
Average small signal modeling technique is used to model the boost converter
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for the inner current control loop design. The duty cycle d(t), rectified input voltage
vg(t) and inductor current iL(t) exhibit large signal variations in each AC half cycle.
The small signal assumption is valid only for the output voltage. When the boost
PFC operates in steady state, the output voltage in each switching period Tsw is
〈vo(t)〉Tsw = Vo + vˆo(t) (3.6)
and
|vˆo(t)| ≪ |Vo| (3.7)
The average inductor voltage of the boost PFC in CCM during a switching













= 〈vg(t)〉Tsw − 〈vo(t)〉Tsw + d(t)Vo + d(t)vˆo(t) (3.9)




= 〈vg(t)〉Tsw − 〈vo(t)〉Tsw + d(t)Vo (3.10)









Fig. 3.9 shows the inner current control loop for CCM operation. Gci(s) is
an average current controller that is designed based on (3.11), and it ensures that
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iL tracks i
∗
L. From (3.10),the change in iL is also affected by the input voltage
vg and the output voltage vo in each switching cycle. Gff,vg(s) and Gff,vo(s) are
feedforward controllers that are used to offset the disturbance caused by vg and
vo on iL respectively. Symmetrical pulsewidth modulation (PWM) employing a



























Figure 3.9: Inner current control loop in CCM
For the design of the outer voltage control loop, the boost converter cascaded
after a diode bridge rectifier is modeled using the loss free resistor (LFR) model that
is shown in Fig. 3.10. Fig. 3.11 shows the power and output voltage waveforms
of the rectifier. The outer voltage control loop cannot be a fast control loop that
attempts to remove the output voltage ripple, which varies at two times the AC line
frequency. Attempting to remove the output voltage ripple will cause the emulated
resistance Re to vary significantly at the second harmonic frequency. This will in
turn cause distortion in the reference inductor current because the current reference
is amplitude modulated by the output of the voltage control loop. It will then be
reflected as distortion in the AC input current. Thus, the voltage control loop
should have very small gain at twice the line frequency, and the bandwidth of the
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Figure 3.11: Power and output voltage waveforms of a rectifier
Since the emulated resistance Re needs to vary slowly to avoid distortion in
the AC input current, only low frequency components in vcontrol(t), the output load
and the AC line voltage need to be modeled. These signals are first averaged over
a switching period Tsw to remove the switching frequency harmonic components,
and then averaged over half AC line period T2FL to remove the second harmonic
frequency component of the AC line frequency. The resulting equivalent circuit at
the DC output is given in Fig. 3.12. This model is valid for frequencies that are
sufficiently lower than the AC line frequency.


















Figure 3.12: Equivalent circuit at the DC output
Let the averaged output voltage 〈vo(t)〉T2FL , the averaged output current
〈i1(t)〉T2FL , the RMS value of the line voltage vg,rms(t) and the control voltage
vcontrol(t) be represented as quiescent values plus small AC variations.
〈vo(t)〉T2FL = Vo + vˆo(t)
〈i1(t)〉T2FL = I1 + iˆ1(t)
vg,rms(t) = Vg,rms + vˆg,rms(t)





|vˆcontrol(t)| ≪ |Vcontrol| (3.13)
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= f(vg,rms(t), 〈vo(t)〉T2FL , vcontrol(t)) (3.14)
Applying Taylor series expansion to (3.14) about the quiescent operating
point, substituting (3.12) into the Taylor series expansion, and eliminating higher




















For average current control with input voltage feedforward, output voltage
and output power are independent of variations in the input line voltage as illus-
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iL(t) = ig(t)RsenseKiL (3.21)
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iˆ1(t) = g1vˆcontrol(t)− vˆo(t)
r2
(3.26)









Figure 3.13: Small-signal equivalent circuit for outer voltage control loop
Desktop computer power supplies serving universal input voltages and hav-
ing wide load range typically employ two stage approach to meet IEC61000-3-2
standard and achieve tight output voltage regulation. The front stage is a PFC
for power factor correction and universal input voltage handling. The second stage
is a DC-DC converter for tight output voltage regulation and voltage step down.
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The DC-DC converter appears like a constant power load to the front stage PFC.
The current drawn by the DC-DC converter increases as the output voltage of the
PFC decreases. Therefore, the impedance presented by the constant power load is
negative and is given by





Comparing the above equation (3.27) with (3.18), the impedance presented
by the constant power load has the same magnitude but opposite polarity as the
AC resistance r2. The equivalent resistance of RL and r2 in parallel tends toward
infinity and presents an open circuit. Thus, the control to output voltage transfer






g1vˆcontrol(s) = sCovˆo(s) (3.29)










With the averaged control to inductor current transfer function and the con-
trol to output voltage transfer function derived, we can start designing the re-
spective controllers. There will be five major blocks that need to be designed,
namely the low pass filter (LPF) to obtain the input voltage feedforward term, the
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multiplier, the current controller Gci(s), the feedforward controllers Gff,vg(s) and
Gff,vo(s), and lastly the voltage controller. [37], [63]
3.2.3.2 Sampling of Variables for Control
For average current control, three averaged variables need to be sampled.
They are
• the rectified inductor current,
• the rectified input voltage,
• the output voltage.
The high frequency switching current ripple becomes hidden if the average
inductor current is directly obtained by sampling in the middle of the rising edge
of the inductor current as shown in Fig. 3.14. This sampling instance corresponds
to the middle of the MOSFET turn-on time and the lowest point of the triangle
waveform for PWM. Since the switching frequency at 50kHz is high, the inductor
current is approximately linear during the MOSFET turn-on time.
However, in section 2.5, it is discussed that the actual inductor current is
exponentially increasing instead of linearly increasing in each switching cycle due
to the presence of a small inductor winding resistance Rw and the turn-on resistance
of the MOSFET Ron that are in series with the boost inductor L. The error in the














Figure 3.14: Sampling of the average inductor current
average inductor current obtained by sampling in the middle of the rising edge of

















Figure 3.15: The error in the average inductor current obtained by sampling
Assuming at t = 0, iL(0) = 0. The actual exponentially increasing inductor




(1− e−(RtL )t) (3.31)
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Sampling in the middle of the MOSFET turn-on time period gives the largest
current error between the actual exponentially increasing current and the ideal
linearly increasing current as shown in the derivation of (2.53). The current value






(1− e−(RtL )Ton) (3.33)





(1− e−(RtL )(Ton2 )) (3.34)
The error in the average inductor current is given by the difference between
sampling in the middle of the rising edge of the actual exponentially increasing
current and sampling in the middle of the rising edge of the ideal linearly increasing
inductor current. The ratio of the error in the average inductor current with respect











Substituting (3.33) and (3.34) into (3.35) and using Maclaurin series of ex with
higher order terms ignored since the term (Rt
L
)Ton is very small, the error in the
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if Ton is large. The maximum MOSFET turn-on time occurs at low AC input
voltage near the zero crossings of the input voltage waveform where the input
current is low. The maximum MOSFET turn-on time is limited by the minimum
MOSFET turn-off time for MOSFET protection. The minimum MOSFET turn-
off time is 400ns. Therefore, the maximum MOSFET turn-on time is given by




−400ns = 19.6µs. For the MOSFET S and the inductor L used in the
experimental setup, Ron = 0.42Ω and Rw = 0.158Ω. Substituting these parameters
into (3.36), the largest percentage error in the current measurement is 0.228% and
is very small.
However, the input current is low when the MOSFET is turned on with
the maximum MOSFET turn-on time. Thus, the absolute error in the current
measurement at low input current is very small. The maximum input current
occurs under the minimum input voltage of 85VAC and peak loading where the
boost PFC is operating in CCM. Ton is computed using (2.60) and (2.61). Under
this operating condition, the percentage error in the current measurement is 0.161%
and is very small. Thus, the absolute error in the current measurement is also very
small and the assumption that the inductor current is approximately linear in each
switching cycle provides a close estimate of the average inductor current.
Moreover, if the sampling frequency fs of the inductor current is the same as
switching frequency fsw, a higher bandwidth of the current control loop is possible.
There will also be sufficient time for the digital control computation. Thus, the
average inductor current will be sampled directly in the middle of the rising edge
of the inductor current with fs = fsw = 50kHz. The rectified input voltage will be
sampled together with the inductor current at every switching cycle.
The average output voltage can be obtained directly by sampling at every
quarter of the AC line period if the sampling instances are synchronized with the
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zero crossings and peaks of the AC input voltage as shown in Fig. 3.16. However,
synchronizing the sampling instances with the input voltage waveform requires
additional external detection circuits or programming algorithms. To simplify the
sampling process, the sampling instance at every 5ms is not synchronized with the
50Hz input voltage waveform. An averaging of two consecutive samples obtained
at every 5ms is done to get the average output voltage values. If there is a delay
in sampling the output voltage near the zero crossings of the input voltage, the
same delay will appear when sampling the output voltage near the peaks of the
input voltage. Since the errors between the average output voltage and the sampled
output voltages at the two sampling instances are approximately equal and opposite
in sign, an accurate average output voltage value can be obtained by averaging the















Figure 3.16: Sampling of average output voltage
However, under dynamic conditions, this method will give an error between
the acquired average output voltage and the actual average output voltage at a
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sampling instance due to the averaging of the two consecutive samples obtained at
every 5ms. In Fig. 3.17, the average output voltage error at the sampling instance
t = t2 is given by the difference between the actual average output voltage voave(t2)
and the acquired average output voltage voave,acq(t2). This error in the average
output voltage under dynamic conditions is dependent on the rate of change of
the average output voltage. We will now quantify the largest error in the average
output voltage measurement under the worst case condition to determine if a close




















Figure 3.17: Sampling of average output voltage under dynamic conditions
The worst case in average output voltage measurement occurs when load
changes between no load and full load. The bandwidth of the voltage control loop
is low and is typically in the range between 10Hz to 20Hz. Therefore, it takes some
time before the slow voltage control loop reacts to the load change. Thus, the bulk
output capacitor must store or supply the difference in power between the input
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and the output from the instance when load changes to the instance when the
voltage control loop reacts. Let us consider the case when load changes from full
load to no load. During the time period between the instance when load changes
to the instance when the voltage control loop reacts, the average input power Pin
is equal to the output power at full load Pfl under the assumption that there is no
loss in the system.




where Vg,rms is the RMS value of the AC input voltage, ω = 2piFL is the angular
frequency, and FL is the 50Hz AC line frequency.









At the instance when load changes from full load to no load, the instantaneous













= Pin(1− cos(2ωt)) = Pfl(1− cos(2ωt)) (3.39)
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= Ec(0) + Pflt− Pfl
2ω
sin(2ωt) (3.40)



























Figure 3.18: Power transfer at output under the assumption of no loss in the system
Considering the average power at the output in Fig. 3.18 at the instance
when load changes from full load to no load,
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Thus, the average output voltage is given by











At the sampling instances t = t1 and t = t2 as shown in Fig. 3.17 and from

















Therefore, the acquired average output voltage using the output voltage sam-

























Once the voltage control loop reacts to the load change, it will reduce the
input power drawn from the AC mains. The time period where the input power
remains unchanged at full load is short with t1 and t2 in milliseconds range. There-







is sufficiently less than 1 and we can
use the Maclaurin series of
√
1 + x with higher order terms ignored to approximate
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Since the output voltage ripple varies at two times the AC line frequency of
50Hz and since t1 and t2 are 5ms apart, sin(2ωt1) = −sin(2ωt2). Thus, we get





(t1 + t2) (3.45)
At the sampling instance t = t2 as shown in Fig. 3.17 and from (3.42), the
average output voltage is




Therefore, the error in the average output voltage measurement at the sam-
pling instance t = t2 under the worst case dynamic condition is








For the boost PFC experimental prototype, Pfl = 300W and Vo = 392.5V .
The output capacitor Co has a capacitance of 220µF so as to achieve the targeted
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peak-to-peak output voltage ripple value of 12V at full load. Substituting these pa-
rameters into (3.47), the largest error in the average output voltage measurement is
8.686V. This worst case error in the average output voltage measurement is smaller
than the targeted peak-to-peak output voltage ripple value of 12V. The error is ap-
proximately 2.2% of the rated output voltage Vo and is comparatively small. Thus,
the output voltage sampling scheme can also provide a close approximation of the
average output voltage under dynamic conditions.
Hence, for the voltage control loop, an averaging of two consecutive samples
obtained at every 5ms is done to get the average output voltage values. The
sampling frequency is fsv = 200Hz with the corresponding sampling period of
Tsv = 5ms.
3.2.3.3 Low Pass Filter Design for Input Voltage Feedforward
In order to obtain an equivalent average value from the rectified line voltage,
a low pass filter (LPF) is needed to remove the 2FL frequency component, where
FL = 50Hz is the input line frequency. A fast transient response of the LPF to
changes in the input voltage is desired so that output voltage regulation of the
PFC is not affected by input voltage changes. Hence, a two stage low pass filter
with two cascaded poles is used. Fig. 3.19 shows the block diagram of a two stage
low pass filter with two cascaded poles where Gf1(s) = Gf2(s).
To achieve a 3% THD in the input line current, we allow the input voltage




Figure 3.19: Block diagram of a two stage low pass filter with two cascaded poles
feedforward circuit contribute 1.5% of the allowable THD. To determine the atten-
uation required to be provided by each of the cascaded poles at 2FL = 100Hz, the
percentage of the second harmonic frequency component in the rectified input line
voltage with respect to the DC average value is required. The fourier series of a
rectified sinusoidal waveform f(t) = |Vmsin(ωt)| is obtained as follows.
The fourier series is given by
f(t) = a0 +
∞∑
n=1
(ancos(nωt) + bnsin(nωt)) (3.48)





























where TFL is the AC line period and ωTFL = 2pi. Since a rectified sinusoidal
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1− n2 ) (for n=even) (3.50)
















cos(6ωt) + ...] (3.51)
Thus, the percentage of the second harmonic frequency component in the





66.67%. Therefore, the attenuation required to be provided by the two stage low
pass filter at 2FL = 100Hz is
1.5
66.67
= 0.0225. Each of the cascaded pole should
provide an attenuation factor that is equal to
√
0.0225 = 0.15 at 2FL = 100Hz.
From the single pole filter characteristics in Fig. 3.20, the required pole frequency
for each of the cascaded poles can be calculated as
fp = 100× 0.15
1
= 15Hz (3.52)






























Figure 3.20: Single pole filter characteristics
The corresponding discrete equivalent of each filter stage is derived using zero-












z − 0.9981 (3.56)
The difference equation of each filter stage is
v′FF (k) = 0.9981v
′
FF (k − 1) + 0.001883vgs(k − 1)
= v′FF (k − 1) + 0.001883(vgs(k − 1)− v′FF (k − 1)) (3.57)
vFF (k) = 0.9981vFF (k − 1) + 0.001883v′FF (k − 1)
= vFF (k − 1) + 0.001883(v′FF (k − 1)− vFF (k − 1)) (3.58)
Fig. 3.21 shows the frequency response of the two stage digital low pass
filter Gfd(z) = Gfd1(z) × Gfd2(z) and the frequency response of each filter stage,
Gfd1(z) and Gfd2(z), at a sampling rate of 50kHz. At a magnitude of -3dB, the
cutoff frequency of the two stage low pass filter is 9.54Hz and the phase margin is
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114.90o. The cutoff frequency of each filter stage, Gfd1(z) and Gfd2(z), is 14.88Hz















































Figure 3.21: Frequency response of the two stage digital low pass filter Gfd(z) =
Gfd1(z)×Gfd2(z) and each filter stage, Gfd1(z) and Gfd2(z)
Quantization of the filter coefficients is required due to the fixed-point com-
putation in digital circuits. Fig. 3.22 shows the effect of normalizing the filter
coefficients in each filter stage by multiplying with different power of 2. To ac-
curately represent the coefficients and achieve stable performance with reasonable
digital resources, the filter coefficient in each filter stage is normalized by mul-
tiplying with 215. Hence, the difference equation of each filter stage for digital
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implementation is
v′FF (k) = v
′
FF (k − 1) + 2−15[62(vgs(k − 1)− v′FF (k − 1))] (3.59)






















Figure 3.22: Effect of quantization of filter coefficients
3.2.3.4 Multiplier Design
The constant K1 of the multiplier, shown in Fig. 3.8, allows adjustment of
proportionality between i∗L and iL. With this constant included, the magnitude of
the emulated resistance Re can be directly controlled by the output signal of the
voltage loop vcontrol(t) as shown in (3.23).
Under steady state operation, vg(t) is proportional to ig(t) as illustrated in
(3.22). Thus, the emulated resistance Re and the output signal of the voltage loop
vcontrol(t) are approximately constant for a given output power. Since iL tracks
i∗L, we can obtain the value of K1 by equating (3.20) to (3.21) under steady state








The value of K1 can be evaluated at a known steady state operating point.
Since the reference inductor current is amplitude modulated by the control signal
vcontrol(t), we can select the operating point at full load and at the peak of an input
voltage within the converter operating range. At full load and an input voltage of
RMS value Vg,rms, the peak value of vg(t) and ig(t) can be calculated. vFF value
can be calculated or obtained from simulation for the input voltage of RMS value
Vg,rms.
Let Vcontrol = 6V at full load with 1p.u. of the controller signals being rep-
resented by 5V. This Vcontrol value is selected to avoid limit cycling in the control
signal vcontrol(t), the input current amplitude and the average output voltage under
digital implementation. If the resolution of the control signal is less than the res-
olution of the ADC for sensing the average output voltage as shown in Fig. 3.23,
there is no control signal level that maps to the required reference output voltage
in steady state [64]. Thus, the controller will cause the control signal to alternate
between the control signal levels around the zero error bin in the attempt to drive
the average output voltage to the required reference value. This will then cause the
average output voltage to oscillate around the reference value and the amplitude
of the input current to oscillate in each half AC cycle.
The resolution of the control signal should be finer than the resolution of the










Figure 3.23: Interaction between resolution of control variables
ADC to ensure that there is a control signal level which maps into the zero error
bin of the average output voltage. This requires the resolution of the control signal
to be at least one bit higher than the resolution of the ADC. With Vcontrol = 6V at
full load and 1p.u. of the controller signals being represented by 5V, the resolution
of the control signal is one bit higher with one or two control signal levels in each
ADC level. Together with the other circuit design parameters Rsense and KiL, the
constant K1 can be calculated.
3.2.3.5 Current Controller Design
The average inductor voltage and the averaged control to inductor current
transfer function are given in (3.10) and (3.11) respectively. Symmetrical PWM,























Figure 3.24: Symmetrical PWM
The block diagram of the inner current control loop is shown in Fig. 3.25. PI
controller is used as the inner current controller and its transfer function is

































Figure 3.25: Block diagram of the inner current control loop
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where KiL = 6, Vo = 392.5V , Rsense = 0.0825Ω, Vm = 5V and L = 1.24mH




























However, ZOH introduces a phase reduction of ωcTs
2
at the gain crossover
frequency fc with a sampling period of Ts as shown in (3.64). Thus, the controller
design needs to consider the phase reduction due to ZOH. [65]
Let the desired gain crossover frequency fc = 3.8kHz and the desired phase
margin ϕd = 70
o. At the desired gain crossover frequency fc with a sampling






















From (3.63), there are two poles at the origin and a zero in the current control loop
gain. The required zero frequency fzi to obtain the desired phase margin ϕd at fc
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with ZOH is
ϕd +∆PM = 180
o + ∠Ti(jωc) = 70
o + 13.68o




Selecting fzi = 420Hz, the compensated current control loop has a gain crossover
frequency of fc = 3.758kHz and a phase margin of 70
o. The frequency response of














































Figure 3.26: Frequency response of the compensated inner current control loop
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z − 1 (3.66)
The difference equation of the current controller is
vc(k) = vc(k − 1) + 0.7619vei(k)− 0.7217vei(k − 1) (3.67)
Fig. 3.27 shows the phase margin by normalizing the coefficients in the current
controller with different power of 2. To accurately represent the coefficients and
achieve stable performance with minimum resources, the coefficients in the current
controller are normalized by multiplying with 28. Hence, the difference equation of
the inner loop current controller for digital implementation is



















Figure 3.27: Effect of quantization of coefficients in current controller
From (3.10), the change in inductor current iL is also affected by the in-
put voltage vg and the output voltage vo in each switching cycle. Feedforward
controllers Gff,vg(s) and Gff,vo(s), shown in Fig. 3.25, are used to offset the dis-
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3.2.3.6 Voltage Controller Design
The control to output voltage transfer function is given in (3.30). The block












Figure 3.28: Block diagram of the outer voltage control loop
PI controller is used for the outer voltage controller and its transfer function
is given as


















, Pav = 300W , Vo = 392.5V , Vcontrol = 6V , and Co = 220µF
Let the desired gain crossover frequency fc = 25Hz and the desired phase
margin ϕd = 65
o. The bandwidth of this digital voltage controller is higher than
typical analog voltage controller with bandwidth between 10Hz and 20Hz. This is
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because the average output voltage is obtained directly through sampling at every
200Hz. Thus, the bandwidth of the outer voltage control loop can be increased
without distorting the inductor current reference waveform. At fc = 25Hz with a

























From (3.71), there are two poles at the origin and a zero in the voltage control loop
gain. The required zero frequency fzv to obtain the desired phase margin ϕd at fc
with ZOH is
ϕd +∆PM = 180
o + ∠Tv(jωc) = 65
o + 22.5o




Selecting fzv = 1Hz, the compensated voltage control loop has a gain crossover
frequency of fc = 25.29Hz and a phase margin of 65.04
o. The frequency response
of the compensated voltage control loop at a sampling rate of 200Hz is shown in
Fig. 3.29.
























































Figure 3.29: Frequency response of the compensated outer voltage control loop






z − 1 (3.73)
The difference equation of the voltage controller is
vcontrol(k) = vcontrol(k − 1) + 24.84vev(k)− 24.06vev(k − 1) (3.74)
Fig. 3.30 shows the phase margin by normalizing the coefficients in the voltage
controller with different power of 2. To accurately represent the coefficients and
achieve stable performance with minimum resources, the coefficients in the voltage
controller are normalized by multiplying with 23. Hence, the difference equation of
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the outer loop voltage controller is























Figure 3.30: Effect of quantization of coefficients in voltage controller
3.2.4 Controller Implementation and Simulation Results
The digital controller is coded in VHDL, and simulated with circuit models
created in Simplorer [66]. 10-bit ADCs are used for sampling the average inductor
current, the rectified input voltage and the output voltage. The DPWM resolution
is selected so as to accurately control the minimum measurable inductor current
with minimum resources.
Fig. 3.31 shows the simulation result at full load and an input voltage of
230VAC. It can be seen that good input current shaping is achieved with the CCM
digital controller. Using the power analysis tool of the simulator, a power factor of
0.9979 is obtained. The slight current distortion at the zero crossings of the input
current is due to maximum duty cycle limitation for MOSFET protection.










Figure 3.31: Simulation results at 230VAC and full load
3.3 Suitable DCM PFC Control Scheme to be
Used at Light Load with Digital Implemen-
tation
3.3.1 Problems in DCM Using CCM Current Controller
At light load, DCM will occur in the inductor current. If the digital CCM
average current controller is used for control in DCM, it will result in input current
distortion. Fig. 3.32 shows the simulation results at an input voltage of 230VAC
and 0.4p.u. load with the rated load as base. CCM and DCM in the inductor
current are observed in each AC half cycle. A power factor of 0.9805 is obtained.
Fig. 3.33 shows the simulation results at an input voltage of 230VAC and 0.1p.u.
load. The converter operates fully in DCM. A power factor of 0.6455 is obtained.
Input current distortions are observed in both cases.
There are two main causes of input current distortion. Firstly, it is due to













Figure 3.32: Simulation results at












Figure 3.33: Simulation results at
230VAC and 0.1p.u. load
inaccurate average current values obtained in DCM. The inductor current goes to
zero before the end of the switching period. Thus, the average is not given by
sampling in the middle of the rising edge of the inductor current. In Fig. 3.32,
it can be observed that the sampled inductor current value iL is higher than the
average current reference i∗L near the zero crossings of the input current.
The second cause of input current distortion is that the linear CCM PFC
controller is unable to ensure input current shaping in DCM whereby the converter
exhibits nonlinear characteristics. Consider the case where there are CCM and
DCM in the inductor current in each AC half cycle. CCM occurs near the peak of
the input current and has a linear relationship between the average inductor current
and the duty ratio. DCM appears near the zero crossings of the input current. The
average inductor current in DCM is proportional to the square of the duty ratio
and has a nonlinear characteristic. In Fig. 3.32, the CCM controller tries to correct
the current error that is caused by inaccurate average current values obtained in
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DCM by reducing the duty ratio to reduce the inductor current. However, the
converter exhibits nonlinear characteristics in DCM, and the gain of the CCM
controller is insufficient to quickly correct the errors in DCM. This results in poor
inductor current tracking and input current distortions when the inductor current
is in DCM. When the converter operates fully in DCM, as shown in Fig. 3.33, iL
is not tracking i∗L at all.
It is important to maintain good input current shaping at both heavy and
light loads with the increasing focus on energy efficiency. High efficiency and power
factor at light load are increasingly desired in desktop computer power supplies on
top of high efficiency and power factor at heavy load. The 80 PLUS program
increases the efficiency requirement at 0.2p.u. load from 80% in the basic certifica-
tion to 90% in the latest Platinum certification [9]. The ENERGY STAR Version
5.0 Program Requirements for Computers tighten the energy consumption limit in
idle, sleep and standby/off modes from 388.4kWh per year for a typical version 4.0
compliant computer to 175kWh per year [13], [20]. The ENERGY STAR Program
Requirements for Computer Servers introduce light load power factor requirements
of 0.65 at 0.1p.u. load and 0.8 at 0.2p.u. load for power supplies with rated power
above 500W [21]. These may be applied to server power supplies below 500W in
future revision and prompt the possibilities of light load power factor requirements
being applied to desktop computer power supplies as well.
With the increasing light load efficiency requirements and the introduction
of light load power factor requirements, it becomes important to improve input
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current shaping at light load. Poor input current shaping at light load will result
in higher THD in the input current. From (3.76), a higher RMS current Is will be
drawn from the AC mains. This will result in a poorer power factor as can be seen
from (3.77). Efficiency at light load will be reduced with the higher RMS current
flowing in the circuit causing higher device losses. Poor light load efficiency and
poor light load power factor are the two major problems hindering the achievement
of high energy efficiency and high power factor across the complete load range in
meeting future energy requirement. Thus, the two causes of input current distortion



















3.3.2 Inductor Current Sample Correction in DCM
Accurate average inductor current values are required for average current
control. However, in DCM, the inductor current goes to zero before the end of the
switching period. Thus, sampling in the middle of the rising edge of the inductor
current does not give the correct average values as shown in Fig. 3.34. [67]
Consider the inductor voltage vL and inductor current iL waveforms in Fig.
3.34 for a switching period Tsw where input voltage vg and output voltage vo exhibit
very small variations and appear constant. Let iL,sampled, iL and iL,pk be the sampled
inductor current, the actual average inductor current, and the peak inductor current
















Figure 3.34: Inductor voltage and current in DCM


























vo − vg (3.82)
In CCM
(d+∆1) = 1 (3.83)
CCM-DCMDigital Control for Improving Efficiency and Power Factor at Light Load125
The inductor current samples are unaffected by the correction factor, and they give
the average inductor current values. In DCM,
(d+∆1) < 1 (3.84)
Accurate average inductor current values can be obtained in DCM by correcting
the inductor current samples with the correction factor given in (3.82). The sensed
values of the input and output voltages, the resistor divider ratios that are used in
sensing the input and output voltages, and the duty ratio are required in computing
the correction factor that is given in (3.82). The division in the correction factor
is implemented using a lookup table for fast computation.
3.3.3 DCM Control Techniques for PFC Operating in Both
CCM and DCM
In CCM, the averaged control to inductor current transfer function is given in
(3.11), and there is a linear relationship between average inductor current and duty
ratio. In DCM, the inductor current goes to zero before the end of the switching
period. The average inductor current in DCM is given by (3.79). Substituting













vo − vg )
=
d2Tswvgvo
2L(vo − vg) (3.85)
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Thus, the average inductor current in DCM is proportional to the square of the
duty ratio, and there is a nonlinear relationship between average inductor current
and duty ratio.
To achieve good input current shaping over the complete load range, a linear
CCM controller, a nonlinear DCM controller and an operating mode selection cir-
cuit are employed in [57]. This analog control scheme is based on one-cycle control
as described in section 3.2.1.5. The average inductor current is controlled to be
proportional to a carrier signal. Carrier signals for CCM and DCM operations
are derived from the boost duty ratio relationship in the respective conduction
mode and are generated separately. The carrier signal to be used for PWM in each
switching cycle is selected by the operating mode selection circuit, which detects
the zero crossings of the inductor current.
This control scheme gives a smooth transition between CCM and DCM oper-
ations within an AC half cycle, with a slight distortion in the input current during
the transition. High power factor is achieved at light load. However, when the
converter operates fully in DCM, the distortion in the input current is worsened.
Moreover, this dual analog control structure and the operating mode selection cir-
cuit will result in higher development effort, complexity, and cost. The alternative
approach is to solve for the duty cycle directly in the CCM average current control
law of one cycle control as shown in [61]. The digital computation of the duty cycle
is simple. For DCM, the control law is modified from CCM based on weighted sum
of two consecutive current samples. However, the input current is distorted near
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the zero crossings of the input current. The input current distortion is worsened
as the load reduces.
In [62], a digital control scheme based on predictive current control with direct
calculation of the duty ratio in CCM and DCM is proposed. A mode selection
algorithm based on comparison between the actual duty ratio and the CCM duty
ratio is used to determine the conduction mode of the inductor current. The control
scheme gives a smooth transition between CCM and DCM operations within an
AC half cycle. Good input current shaping can be achieved across the complete
load range. However, a division followed by a square root calculation is required
in computing the DCM duty ratio, and two divisions are required in computing
the CCM duty ratio. Both division and square root digital calculations are time-
consuming iterative calculations involving multiple clock cycles. Nine clock cycles
are required to generate a 9-bit output from a division or square root calculation.
[68]-[69]
With application-specific integrated circuit (ASIC) or field programmable
gate array (FPGA) implementation of the control scheme, both CCM and DCM
duty ratio calculations can be done concurrently. However, the computational time
is limited by the time required to compute the DCM duty ratio. With 10-bit ADC
inputs and 9-bit output from a division or square root calculation, the result of
all arithmetic operations in the current control loop to obtain the desired duty
ratio can be achieved in approximately 19 clock cycles. The higher amount of
computation in the digital algorithm will limit the switching frequency to lower
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values, which in turn increase the size of the converter. The switching frequency
can be increased by increasing the clock frequency. However, this will increase the
cost of the controller. Moreover, this control method is parameter dependent.
In [70], CCM and DCM converter characteristics are taken into account by
feedforward compensation of the duty ratio, where the lower value of the CCM
and DCM duty ratios is added to the CCM average current controller output. The
CCM average current controller is only compensating for small values of the average
inductor current error. This control scheme gives a smooth transition between
CCM and DCM operations. Good input current shaping can be achieved across
the complete load range. However, this method also requires a division followed by
a square root calculation for the DCM duty ratio. For implementation on ASIC or
FPGA with 10-bit ADC inputs and 9-bit outputs from a division or square root
calculation, the result of all arithmetic operations in the current control loop to
obtain the desired control output can be achieved in approximately 19 clock cycles.
This control method is also parameter dependent.
Thus, it is difficult to find an effective and computationally simple DCM
controller to compensate for the nonlinearity in boost PFC. Other ways to imple-
ment DCM control for boost PFC include pulsewidth modulation (PWM), with
fixed frequency and duty ratio without an inner current controller. However, input
current distortion still exists because the averaged equivalent circuit model of the
boost PFC in DCM has a nonlinear power source connected between the input
and output terminals [37], [52]. Nonlinear control techniques or nonlinear gain for
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the changing operating point in one AC half cycle can be used for the inner loop
current controller in DCM. These are also computationally intensive.
3.3.4 The Proposed DCM Control Scheme
Average small signal modeling technique is used to model the boost converter
for the inner current control loop design. The average inductor voltage of the boost
PFC in CCM during Tsw and the averaged control to inductor current transfer
function are derived in section 3.2.3.1, and are reiterate below.




= 〈vg(t)〉Tsw − 〈vo(t)〉Tsw + d(t)Vo (3.86)








Fig. 3.35 shows the inner current control loop for CCM operation. The
inner loop current controller Gci(s) is an average current controller that is designed
based on (3.87), and it ensures that iL tracks i
∗
L. In (3.86), the change in iL is
also affected by vg and vo in each switching cycle. Gff,vg(s) and Gff,vo(s) are
feedforward controllers that are used to offset the disturbance caused by vg and
vo on iL respectively. Symmetrical PWM employing a triangular waveform with a
peak value of Vm is used in the control scheme.
At light load, DCM appears near the zero crossings of the input current.
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Consider the average inductor voltage of the boost PFC in DCM during Tsw as









= (d(t) + ∆1(t))〈vg(t)〉Tsw − (d(t) + ∆1(t))〈vo(t)〉Tsw + d(t)〈vo(t)〉Tsw
Since







= (d(t) + ∆1(t))〈vg(t)〉Tsw − (d(t) + ∆1(t))〈vo(t)〉Tsw + d(t)Vo (3.88)
Comparing (3.86) and (3.88), the disturbance caused by vg and vo on iL in
DCM are affected by the correction factor (d +∆1) that is given in (3.82). Thus,
DCM control can be achieved by keeping the same CCM average current con-
troller Gci(s) and by compensating the outputs of the CCM feedforward controllers
Gff,vg(s) and Gff,vo(s) using the correction factor (d + ∆1). This will effectively
offset the disturbances caused by vg and vo on iL in DCM, while the CCM average
current controller will compensate for small values of the inductor current error.
Fig. 3.36 shows the inner current control loop with the proposed DCM control
scheme.
In CCM, (d + ∆1) = 1, and the converter characteristic is given by (3.86).
CCM current control is unaffected by the correction factor, and the inner cur-
































































Figure 3.36: Inner current control loop with the proposed DCM control scheme
rent control loop shown in Fig. 3.36 approaches that of Fig. 3.35. In DCM,
(d + ∆1) < 1, and the converter characteristic is given by (3.88). The change in
converter characteristics between CCM and DCM, the nonlinearity in DCM, and
the inductor current sample correction are taken into account by the correction
factor. This simplifies the DCM control design, and it is easy to implement digi-
tally. DCM control is achieved with minimal changes to the CCM average current
control structure. It is mathematically and computationally simple. With the use
of a lookup table, the division in the correction factor is implemented easily. The
result of all arithmetic operations in the proposed current control loop to obtain
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the desired control output can be achieved in a single clock cycle. Fig. 3.37 shows
a boost PFC with the proposed CCM-DCM digital controller that incorporates the


























































Figure 3.37: The proposed CCM-DCM digital controller
3.3.5 Performance of the Proposed CCM-DCM Control
Scheme
The proposed CCM-DCM digital controller is coded in VHDL and is sim-
ulated with circuit models created in Simplorer. Fig. 3.38 shows the simulation
results at an input voltage of 230VAC and 0.4p.u. load with CCM and DCM in
the inductor current observed in each AC half cycle. Fig. 3.39 shows the simula-
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tion results at an input voltage of 230VAC and 0.1p.u. load where the converter













Figure 3.38: Simulation results at
230VAC and 0.4p.u. load with the pro-













Figure 3.39: Simulation results at
230VAC and 0.1p.u. load with the pro-
posed CCM-DCM control scheme
Comparing with the case when only CCM controller is used as shown in Fig.
3.32 and Fig. 3.33, accurate average inductor current values are obtained in DCM
with sample correction. iL is tracking i
∗
L closely. There is a smooth transition
between CCM and DCM operations of the boost converter in each AC half cycle
with minimal distortion in the input current during the transition. Power factors
of 0.9929 and 0.9268 are obtained for 0.4p.u. and 0.1p.u. loads respectively. These
are higher than the case when only CCM controller is used, where power factors
of 0.9805 and 0.6455 are obtained for 0.4p.u. and 0.1p.u. loads respectively. Thus,
with inductor current sample correction in DCM and the proposed CCM-DCM
control scheme, good input current shaping and a higher power factor at light load
are achieved.
The cause of the distortion in the input current during the transition between
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CCM and DCM in Fig. 3.38 is that the correction factor did not sharply show the
change between CCM and DCM. This is due to quantization of the variables and
coefficients in the computation of the correction factor. In addition, this is also
because a hysteresis limit is added to prevent oscillation in the correction factor,
and hence the input current, during the transition between CCM and DCM. When
the correction factor is above a certain threshold, it will be set to one. The THD
of the input current for harmonic frequencies of up to 2kHz is 4.05%. This is
significantly lower than the IEC61000-3-2 harmonic current requirement of 122.06%
for the same input power. Thus, the distortion in the input current during the
transition between CCM and DCM does not significantly affect the performance
of the proposed CCM-DCM controller.
In Fig. 3.39, a phase shift in the input current is observed. The leading phase
shift is caused by the EMI filter capacitance. Since iL is tracking i
∗
L and since i
∗
L is
in phase with the rectified input voltage vg, the boost converter cascaded after a
diode bridge rectifier behaves like an ideal rectifier and appears like a resistor load
to the AC input. At heavy load, the current flowing into the EMI filter capacitor
Cf is less significant than the current flowing into the rectifier. Hence, phase shift
is not observable as shown in Fig. 3.40. At light load, the current flowing into
the rectifier reduces while the current flowing into Cf remains approximately the
same for the same inductor current switching ripple and switching frequency. The
current flowing into Cf becomes comparable to the current flowing into the rectifier,
and the phase shift in the input current becomes obvious. Thus, depending on the
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target power factor at a defined light load, an optimized EMI filter design may be
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Figure 3.40: Phase shift at light load
In order to reduce the phase shift and improve the input displacement factor
at light load, a lower filter capacitance is required. The improvement in the EMI
differential mode filter should be done without affecting converter stability because
lowering the filter capacitance will increase the output impedance of the EMI filter.
The output impedance of the EMI filter should be significantly lower than the input
impedance of the converter for converter stability. [37]
A new EMI differential mode filter that gives the same current ripple atten-
uation and cutoff frequency is designed. The EMI filter capacitance Cf is approxi-
mately halved at 0.22µF , and the EMI filter inductance Lf is increased to 214µH .
Fig. 3.41 shows the simulation results at an input voltage of 230VAC and 0.1p.u.
load with the new EMI filter. The phase shift in the input current is significantly
reduced, and the power factor is improved to 0.9645. Hence, using an EMI differ-
ential mode filter that has a lower filter capacitance will reduce the phase shift in
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Figure 3.41: Simulation results at 230VAC and 0.1p.u. load with new EMI filter
The average inductor current sample correction and DCM control depend on
the accuracy in the estimation of (d+∆1) that is given in (3.82). The accuracy is
affected by quantization and any error in the sampling of the variables. In addition,
the correction factor is dependent on the resistor divider ratios that are used in
sensing the input and output voltages. The common resistor tolerance values are
1% and 5%. If there is a change in the resistor divider ratios due to the tolerances
of the resistors, the accuracy in the estimation of (d + ∆1) will be affected. An
error in (d + ∆1) estimation in the current switching cycle will affect the average
current in the next switching cycle. Fig. 3.42 shows the simulation results at an
input voltage of 230VAC and 0.4p.u. load with a -10% offset in (d + ∆1). Both
input current and output voltage remain well regulated. With feedforward control
to compensate for the disturbances caused by vg and vo on iL, the fast current
control loop will correct the small average current errors in the following switching
cycle. Therefore, it is not required to calibrate and download the lookup table for
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each manufactured power supply if there is a change in value of the resistor divider
ratios due to the tolerances of the resistors. The outer voltage control loop has a
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Figure 3.42: Simulation results at 230VAC and 0.4p.u. load with -10% offset in
(d+∆1)
The proposed CCM-DCM digital controller is designed based on a constant
boost inductance L of 1.24mH. To verify the robustness of the controller under
parameter variation, simulations are carried out with a large variation in the boost
inductance. A nonlinear inductor simulation model is created in PExprt [71] using
the natural soft saturation characteristic of Sendust powdered metal core. With
the soft saturation characteristic of a powdered metal core, a design based on
desired inductance at the peak value of the maximum AC input current will give
a higher inductance at light load due to the inherent core properties as discussed
in section 2.4. From Fig. 3.43, the designed nonlinear inductor has inductance
varying from 0.66mH to 1.66mH as the inductor current changes from 5.4A to 0A.






















Figure 3.43: Nonlinear inductance with respect to input current
The nonlinear inductor simulation model replaces the constant boost inductor
in the circuit models created in Simplorer. For largest variation in the boost in-
ductance, the boost converter with the proposed CCM-DCM digital controller and
the nonlinear inductor is simulated under the minimum input voltage of 85VAC
and full load where maximum AC input current flows. The simulation results are
shown in Fig. 3.44. Fig. 3.45 shows the simulation results at an input voltage of
230VAC and 0.4p.u. load with CCM and DCM in the inductor current observed in
each AC half cycle. Both input current and output voltage remain well regulated.
The proposed CCM-DCM controller is able to work under such nonlinearity where
there is a large inductance variation.
The proposed CCM-DCM controller is implemented on FPGA for fast pro-
totyping and verification of the proposed digital control scheme. A single 10-bit
ADC with multiplexed inputs is used for sampling the average inductor current,
the rectified input voltage and the output voltage. The main difference between
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Figure 3.44: Simulation results at input voltage of 85VAC and full load with large
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Figure 3.45: Simulation results at input voltage of 230VAC and 0.4p.u. load with
large variation in boost inductance
the experimental and simulation setups is that the EMI differential mode filter in-
ductance Lf is 70µH in the experimental setup instead of 100µH in the simulation
setup. The inductor current is measured at a point between the input EMI filter
and the diode bridge rectifier in all experimental results.
Fig. 3.46 shows the experimental results at an input voltage of 230VAC and
full load using the proposed CCM-DCM control scheme. The converter operates
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fully in CCM. Fig. 3.47 and Fig. 3.48 show the experimental results at an input
voltage of 230VAC and 0.4 p.u. load using CCM control and the proposed CCM-
DCM control respectively. CCM and DCM in the inductor current are observed
in each AC half cycle. Fig. 3.49 and Fig. 3.50 show the experimental results
at an input voltage of 230VAC and 0.1 p.u. load using CCM control and the
proposed CCM-DCM control respectively. The converter operates fully in DCM.
The experimental measurements of the THD of the input current for harmonic
frequencies of up to 2kHz, the power factor, and the efficiency in each of these











Figure 3.46: Experimental results at 230VAC, full load with sample correction and
with CCM-DCM control
In Fig. 3.46, it can be seen that good input current shaping is achieved at
full load where the converter operates fully in CCM with the proposed CCM-DCM
control scheme. Current control in CCM is unaffected by inductor current sample
correction and feedforward compensation using the correction factor because the
correction factor is equal to unity in CCM. Comparing Fig. 3.47 with Fig. 3.48
for 0.4p.u. load and comparing Fig. 3.49 with Fig. 3.50 for 0.1p.u load, there











Figure 3.47: Experimental results at
230VAC and 0.4p.u. load without sam-











Figure 3.48: Experimental results at
230VAC and 0.4p.u. load with sample











Figure 3.49: Experimental results at
230VAC and 0.1p.u. load without sam-












Figure 3.50: Experimental results at
230VAC and 0.1p.u. load with sample
correction and with CCM-DCM control
is an improvement in the input current waveform with inductor current sample
correction and with the proposed CCM-DCM control scheme. There is a smooth
transition between CCM and DCM operations of the boost converter in each AC
half cycle with minimal distortion in the input current during the transition. Good
input current shaping is achieved in both CCM and DCM. In Table 3.1, it can
be observed that the THD of the input current for harmonic frequencies of up to
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Table 3.1: Experimental measurements at an input voltage of 230VAC
Load Parameter CCM control Proposed CCM-DCM
control
0.1p.u. THDi 95.88% 8.35%
Power factor 0.630 0.770
Efficiency 95.12% 96.20%
0.4p.u. THDi 25.90% 4.63%
Power factor 0.897 0.951
Efficiency 97.91% 98.69%
Full load THDi 3.59%
1p.u. Power factor 0.985
Efficiency 99.17%
2kHz is significantly reduced with inductor current sample correction and with the
proposed CCM-DCM control scheme. The power factor and efficiency at light load
are also improved.
The experimental measurements of power factor at 0.1p.u. and 0.4p.u. loads
differ from simulation results because the EMI differential mode filter inductance
Lf is 70µH in the experimental setup instead of 100µH in the simulation setup.
The slight current distortion near the zero crossings of the input current is due to
maximum duty cycle limitation for MOSFET protection. Phase shift in the input
current at a light load of 0.1p.u. is observed as discussed earlier from the simulation
results. The leading phase shift is caused by the EMI filter capacitance.
Fig. 3.51 shows the IEC61000-3-2 harmonic current limits for Class D equip-
ment and the individual harmonic currents for odd order harmonics from 2 up to
40 at 0.4p.u. load using the CCM control and the proposed CCM-DCM control.
With the proposed CCM-DCM control scheme, there is a significant reduction in
the harmonic currents of lower harmonic orders. This significantly reduces the
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THD of the input current by 21.27%. A lower RMS current will be drawn from
the AC mains, and the device losses in the boost PFC will be reduced. Efficiency
is increased by 0.78% from 97.91% to 98.69%. In addition, the power factor is
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Figure 3.51: Harmonic currents at an input voltage of 230VAC and 0.4p.u. load
Fig. 3.52 shows that there is a fast transient response at an input voltage of
230VAC to a step change in load from 0.1p.u. load, where the converter operates
fully in DCM, to 0.4p.u. load, where the converter operates in both CCM and
DCM within an AC half cycle. Fig. 3.53 shows the transient response at an input
voltage of 230VAC to a step change in load from a light load of 0.2p.u., where the
converter operates fully in DCM, to a heavy load of 0.7p.u., where the converter
operates fully in CCM. The proposed CCM-DCM control scheme with inductor
current sample correction works well even during transient. Good input current
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shaping is achieved in both CCM and DCM. There is a smooth transition between
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Figure 3.52: Dynamic response to a step change in load from 0.1p.u. to 0.4p.u.
load at an input voltage of 230VAC. vo waveform is level shifted by 1p.u./392.5V














vin: 200V/div iin: 1A/div
Figure 3.53: Dynamic response to a step change in load from 0.2p.u. to 0.7p.u.
load at an input voltage of 230VAC. vo waveform is level shifted by 1p.u./392.5V
to show the signal change clearly.
However, a problem with the proposed control method is that sufficiently high
resolution ADCs are required in sampling vg, vo and iL when high quality input
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current shaping and high power factor at light load are demanded. More digital
resources will also be required with the higher resolution ADCs used. This leads
to high cost of implementation. Thus, depending on the target power factor at a
defined light load, a suitable ADC resolution should be selected to meet cost and
performance requirements.
The use of lookup table to implement the division in the correction factor
significantly reduces computational time as compared to conventional CCM-DCM
digital approaches which require a division and a square root calculation. However,
a large non-volatile memory is required to store the lookup table. Hence, there is
a tradeoff between computational time and memory cost. The cost of memory has
decreased significantly over the years. The memory cost per megabyte is US$106 in
1990, US$1.56 in 2000 and US$0.001 in 2010 [72]-[73]. Thus, the memory required
to hold the lookup table may not increase material cost significantly.
Moreover, a PFC is operating within the output voltage regulation range of
±5% of the rated output voltage most of the time. The size of the lookup table can
be limited by enabling the proposed DCM control only within the output voltage
regulation range. In this way, the size of the lookup table will be determined by
the output voltage regulation range and the number of bits that represents the
denominator of the correction factor. With this added constraint, the memory
required and the corresponding material cost will be reduced.
Another problem that is common between the proposed CCM-DCM digital
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controller and conventional CCM-DCM digital approaches that require a division
and a square root calculation arises when there is a new power supply design. The
value of the boost inductance and the current sensing resistance may be changed.
Depending on the range and maximum value of the input and output voltages
defined for the inputs of the controller, different resistor divider ratios can be used
in sensing the input and output voltages. These affect the control coefficients in
both the proposed CCM-DCM digital controller and the conventional CCM-DCM
digital approaches. In the proposed CCM-DCM digital controller, a new lookup
table will be required for the new power supply design if a different set of resistor
dividers is used in sensing the input and output voltages.
For ASIC implementation of the digital control schemes, the control coeffi-
cients and the lookup table can be stored in a non-volatile memory. A change
in the power supply design involves reprogramming the new control coefficients
and the lookup table into the memory. The control structure is still the same.
The manufacturing cost and time involved in this partial redesign is comparatively
lower than that required by a complete controller redesign. The manufacturing
cost incurred with the partial redesign is approximately 25% of the cost incurred
with a complete controller redesign. The manufacturing time incurred with the
partial redesign involves the change and fabrication of several metal layers whereas
a complete controller redesign requires more than 6 months to reach production
stage [74]-[75]. Thus, this gives design flexibility and design reuse of the proposed
CCM-DCM digital controller to meet the design requirements for power supplies
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of different applications.
3.3.6 Summary
A simple digital DCM control scheme for boost PFC has been proposed. For
input current shaping in DCM, no change is made to the CCM feedback average
current controller. DCM current control is achieved by changing the CCM feedfor-
ward controllers using a correction factor. The change in converter characteristics
between CCM and DCM, the nonlinearity in DCM and the inductor current sample
correction in DCM are taken into account by the correction factor. This simpli-
fies the DCM control design, and it is easy to implement digitally. DCM control
is achieved with minimal changes to the CCM average current control structure.
Compared to other DCM control schemes, no separate algorithms are required for
conduction mode selection, the CCM and DCM duty ratios. In addition, no com-
plex and time consuming duty ratio calculation in DCM is required in this proposed
control scheme. It is mathematically and computationally simple. The result of
all arithmetic operations in the proposed current control loop to obtain the desired
control output can be achieved in a single clock cycle, whereas other DCM control
schemes require multiple clock cycles.
The CCM average current controller and the proposed DCM control scheme
provide a smooth transition between CCM and DCM operations at light load within
each AC half cycle. Good input current shaping and a higher power factor are
achievable in CCM and DCM over the complete load range with the proposed
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CCM-DCM digital controller. With a higher power factor at light load, meeting
higher power factor requirement at light load will be possible for power supplies of
desktop computers. Moreover, bringing the power factor at light load to be close
to unity helps in reducing the RMS current drawn from the AC mains. This helps
in reducing the power consumption under light load conditions and in meeting the
ENERGY STAR light load efficiency requirement.
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Chapter 4
Multimode Digital Control for
Improving Efficiency at Very
Light Load
4.1 Suitable Control Scheme for Very Light Load
Conditions That Ensures Minimum Power
Consumption and Output Voltage Regula-
tion
4.1.1 Importance of Reducing Power Consumption Under
Very Light Load Conditions of PFC
Desktop computers have standby/off mode. This is a state whereby the sys-
tem is shut off but is still connected to the AC mains supply. It is the lowest
power mode with some parts of the system powered on for LED status indicator
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and circuits supporting fast wake-up from standby/off mode into active mode in
response to signals from external interfaces. The operating system context is not
saved in the system memory. Desktop computers have additionally a sleep mode.
It is a low power state whereby the system enters after a period of inactivity. Parts
of the system are powered on for LED status indicator and circuits supporting fast
wake-up from sleep mode into active mode in response to signals from external
interfaces. The operating system context is saved in the system memory, which
needs to be powered during sleep mode.
Electricity is consumed by desktop computers in the sleep and standby/off
modes when they are not performing their main function or when they are switched
off. A desktop computer consumes an average power of 2.84W in the standby/off
mode and 21.13W in the sleep mode from the power measurements of computers
done by Lawrence Berkeley National Laboratory [76]. Each individual computer
may draw relatively little power during sleep and standby/off modes. However,
studies by Lawrence Berkeley National Laboratory indicate that the sleep and
standby/off modes power consumption of the over 2.5 billion power supplies in the
U.S. account for approximately 10% of the residential electricity use. With the
widespread use of computers worldwide and the predicted energy consumption of
computers in the next two decades, the accumulated power losses by computers
alone at very light load conditions and without useful work done can be significant.
Assuming a computer power supply has an initial efficiency of 60% at a load of
2W in the standby/off mode, a 1% efficiency improvement gives an energy saving of
Multimode Digital Control for Improving Efficiency at Very Light Load 151
0.055Wh for each computer. As mentioned in chapter 1, it is estimated that there
are approximately 1190 million personal computers in use worldwide at the end of
year 2008 [17]. If all of these computers are operating in standby/off mode, a 1%
efficiency improvement can save 65.45MWh in energy consumption. Thus, even a
1% efficiency improvement at very light load can give significant energy savings.
The need for energy saving in computers at very light load conditions is re-
flected in the demand for reduced power consumption during sleep and standby/off
modes by the ENERGY STAR program. The ENERGY STAR Version 5.0 Pro-
gram Requirements for Computers tighten the energy consumption limit in idle,
sleep and standby/off modes from 388.4kWh per year for a typical version 4.0
compliant computer to 175kWh per year [13], [20]. Thus, there is a need to reduce
power consumption under very light load conditions of PFC in computer power
supplies by ensuring higher conversion efficiency while maintaining regulated out-
put voltage to supply the parts of the computer system that are required to be
powered on.
4.1.2 Existing Solutions for Reducing Power Consumption
Under Very Light Load Conditions of PFC
A high conversion efficiency is required to reduce power consumption at very
light load conditions of PFC. However, the efficiency of PFCs in desktop computer
power supplies is poor at very light load. Boost PFCs and constant frequency
average current controllers are typically used in the power supplies and are designed
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for CCM operation to ensure high efficiency at heavy load. At very light load, DCM
occurs in the inductor current. The CCM controller is unable to ensure good input
current shaping in DCM at light load due to nonlinear converter characteristics and
additionally due to inaccurate average current samples obtained if digital control is
used [70], [77]. Poor input current shaping in DCM causes higher current distortion
and larger RMS current drawn from the AC mains, resulting in higher device losses
and poorer efficiency under very light load conditions. Thus, a control scheme that
provides good input current shaping in both CCM and DCM is required. Moreover,
at very light load, the load independent constant losses become dominant with the
constant frequency control and cause a steep fall in efficiency.
The constant losses consist of mainly gate charge loss, parasitic output ca-
pacitance loss in MOSFET and core loss in boost inductor as shown in the loss
analysis in section 2.2. Gate charge loss is the energy loss in the gate drive circuit
due to the charging and discharging of the parasitic input capacitance Ciss during
the turning on and off of the MOSFET respectively. It is given by
Pgate = QgateVgatefsw (4.1)
where Qgate is the total gate charge supplied by the gate drive, Vgate is the gate
drive voltage, and fsw is the switching frequency.
The parasitic output capacitance loss in MOSFET is the energy loss due
to the charging and discharging of the parasitic output capacitance Coss in each
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where Vo is the output voltage that is applied across the drain and source terminals
of the MOSFET in a boost PFC.
Core loss from boost inductor consists of mainly hysteresis loss, which domi-
nates at the PFC operating frequency range. Hysteresis loss is the energy loss per
switching cycle when magnetization changes along the B-H loop under a square





= fsw(core volume)(area of minor B-H loop) (4.3)
where Ac is the area of the core, lm is the effective magnetic path length, H is
the magnetic field intensity and B is the magnetic flux density. Hysteresis loss is
dependent on the size of the minor B-H loop and the switching frequency. The size
of the minor B-H loop is dependent on the core properties and is proportional to
the inductor current ripple as discussed in section 2.3.
Gate charge loss, parasitic output capacitance loss in MOSFET and core loss
in boost inductor can be reduced individually by reducing one or more of their
respective contributing factors. Gate charge loss can be reduced by reducing the
power consumption of the gate drive circuit with a resonant gate drive [78]. A
resonant inductor is added in the gate drive circuit and it forms a series resonant
or parallel resonant circuit together with the parasitic input capacitance Ciss of the
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MOSFET. The resonant current that flows through the resonant inductor charges
and discharges Ciss during the turning on and off of the MOSFET with little or
no power drawn from the DC power supply of the gate drive circuit. The resonant
current circulates along the conducting path of the resonant circuit or is fed back
to the DC power supply. However, the higher cost from the additional circuitry,
the difficulty in regulating the amplitude of the gate-to-source voltage vgs, the
circulating current causing higher device losses, and the operating range limitations
are limiting factors for practical usage of this solution.
Coss loss can be reduced by regulating the output voltage at a lower voltage
level under very light load and low input line voltage conditions [79]-[81]. A primary
concern with lowering output voltage at very light load is the dynamic performance
of the PFC. When there is a sudden load change from very light load to heavy load,
the slow output voltage regulation loop may cause a significant undershoot in the
output voltage and may take tens of milliseconds to restore to the desired output
voltage at heavy load. Alternatively, Coss loss can be reduced by using MOSFETs
with lower parasitic output capacitance Coss [82]-[83]. Both smaller MOSFETs
and MOSFETs with lateral architecture have lower parasitic output capacitance
Coss that reduces Coss loss at very light load. However, these MOSFETs have
higher turn-on resistance RDS,ON that leads to higher conduction loss at heavy
load. Thus, there is a tradeoff between reducing Coss loss at very light load and
reducing conduction loss at heavy load.
Hysteresis loss at light load can be reduced by using a core with lower core loss
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[48]-[49] or by reducing the inductor current ripple at light load with a nonlinear
inductor as proposed in section 2.3. For inductors designed using powdered metal
core, MPP core produces the lowest core loss but comes at a higher cost and
powdered iron core gives the highest core loss but comes at a low cost. Thus,
hysteresis loss at light load can be reduced by using MPP core at the expense
of increasing cost. Alternatively, hysteresis loss at light load can be reduced by
reducing the inductor current ripple using a nonlinear inductor that has a higher
inductance at low average inductor current and under light load conditions. A
suitable powdered metal core material can be chosen based on core loss or cost
constraints. The nonlinear inductor is designed using a simple design procedure
that takes care of the soft saturation characteristic of the chosen powdered metal
core. The magnitude of the hysteresis loss reduction is dependent on the given
core properties of the chosen powdered metal core. Efficiency at light load can
be improved without costlier core materials, additional components or complex
control.
The constant losses consisting of gate charge loss, parasitic output capacitance
loss in MOSFET and core loss in inductor can be individually reduced using the
above discussed methods. However, most of these solutions reduce constant losses
at the expense of increase in cost and size and with certain operating limitations.
The energy saving in PFC at light load is comparatively small to justify the cost
and effort required in reducing each of these constant losses.
Since these constant losses are frequency dependent, they can be reduced as a
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whole by reducing switching frequency. A multimode control scheme with control
for ensuring good input current shaping in both DCM and CCM and control for
reducing constant losses with reduced switching frequency at very light load is
required. These are necessary to overcome the problems of poor input current
shaping in DCM and high constant losses, which are the causes of poor efficiency
under very light load conditions of PFC. The changing of control algorithms to
match the changing operating conditions is made easier with the control flexibility
of digital control. The control module for reducing constant losses at very light
load can be added easily to the active mode control module. With technology
improvement, the cost of the additional digital resources with the addition of the
control module is significantly lower than the cost of the external components
required by other constant loss reduction techniques. Thus, a multimode control
scheme provides a simpler and less costly solution for improving efficiency and
power factor at light load. An important challenge of multimode control is to
ensure smooth transition between the control strategies as load changes.
Existing multimode control solutions for PFC can be classified into two main
categories, namely CCM-DCM control scheme with reduced switching frequency as
load reduces and addition of on-off control scheme to existing active mode control.
For the first category, there are adaptive frequency CCM/DCM current control
[77] and adaptive on-time control [84] that provide input current shaping in both
CCM and DCM with gradual reduction of switching frequency as load reduces.
In adaptive frequency CCM/DCM current control, the duty ratio is kept constant
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in DCM while the switching frequency reduces. The adaptive on-time control
combines the benefits of constant on-time control and constant frequency control.
Constant on-time control gives higher light load efficiency due to reduced switching
frequency at light load. Constant frequency control gives higher efficiency at heavy
load because the switching frequency is significantly lower than constant on-time
control at heavy load. To improve light load efficiency of PFC without compromis-
ing efficiency at heavy load, the adaptive on-time control uses the on-time profile
of constant frequency control in CCM for both heavy and light loads. Therefore,
the switching frequency of adaptive on-time control is constant at heavy load and
reduces at light load.
Power factor at light load is improved, and efficiency is increased by 2% to
5% to approximately 94% at 0.05p.u. load and a low input voltage with good
input current shaping and reduced switching frequency. However, these CCM-
DCM control schemes are computationally intensive with multiple clock cycles
required for the division and/or square root computation of the DCM duty ratio.
The higher amount of computation will limit the maximum switching frequency
and increase the size of the converter. The switching frequency can be increased
by increasing the clock frequency. But this will increase the cost of the control. In
addition, the minimum switching frequency is limited at 20kHz to avoid audible
noise, and the constant losses cannot be further reduced at very light load.
For the second category, conduction angle control [79] and burst-mode control
[85] are on-off control schemes that are added to existing active mode control
Multimode Digital Control for Improving Efficiency at Very Light Load 158
schemes and reduce constant losses at light load by turning the PFC on and off
to regulate the output voltage within a hysteresis band. When the PFC turns
on, it operates at an optimal operating point that gives a high efficiency. When
the PFC turns off, there is minimal loss. In conduction angle control, the PFC
is turned on near the peak of the input current at power level exhibiting high
conversion efficiency and is turned off near the zero crossings of the input current.
This results in input current distortion with large peak current, and the current
distortion increases as the PFC turn-off time period increases. In order to comply
with the IEC61000-3-2 harmonic current emission standards, the maximum turn-
off time period of the PFC is limited by the harmonic current limits. In burst-mode
control, the PFC is turned on for short pulses with large current spikes occurring
randomly within an AC half cycle.
With conduction angle control, the efficiency at 0.01p.u. load of a 1kW boost
PFC is increased by 30% to 83% with a 1ms conduction time in each AC half cycle
at an input voltage of 100VAC. A major problem with these on-off control schemes
is the peak current increases and the PFC turn-off time period reduces as load
increases, making it difficult to exit these control modes without a current limit
and a large load jump in a standalone PFC control solution. The large load jump
hinders smooth transition between the control strategies and needs to be taken into
account in the application design.
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4.1.3 The Proposed Multimode Digital Control Scheme for
Improving efficiency and Ensuring Output Voltage
Regulation at Very Light Load
The proposed multimode digital control scheme consists of the proposed
CCM-DCM controller in section 3.3.4 for active mode operation and a no load
control scheme for very light load. The PFC is in active mode operation when the
output power is above 0.05p.u. with rated power as base. A 300W boost PFC with
output voltage of 392.5V and constant switching frequency of 50kHz, as shown in
Fig. 3.7, is considered.
The CCM-DCM controller that is proposed in section 3.3.4 is based on an
average current controller. Together with the inductor current sample correction
method that is described in section 3.3.2, they reduce RMS current drawn from
the AC mains by ensuring good input current shaping in both CCM and DCM,
leading to higher efficiency and power factor under light load conditions in PFC.
The CCM-DCM controller provides a smooth transition between CCM and DCM
operations and between heavy and light loads. It is computationally simple as
compared to other CCM-DCM control schemes, with the result of all arithmetic
operations in the current control loop achievable in one clock cycle.
The PFC is in no load control mode when the output power is below 0.05p.u..
The proposed no load control scheme for very light load is based on on-off control
of the PFC, and is shown in Fig. 4.1. Fig. 4.2 shows the proposed multimode












































































Figure 4.2: The multimode digital controller
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The PFC enters the no load control mode when the output power falls below
0.04p.u. and after a 10ms blanking time to avoid entering of the control mode due
to load transients. Output power level is determined by the output of the voltage
control loop, which is proportional to output power in average current control.
The PFC is turned off and output voltage decreases. In addition, the active mode
voltage controller is turned off and the no load voltage controller is turned on.
The PFC turns on when the output voltage is below 0.975p.u. with rated
output voltage as base. It delivers a constant power of 0.05p.u. to the output at
constant switching frequency of 50kHz, and output voltage increases. The PFC
operates with good input current shaping using the CCM-DCM digital controller.
The constant input power of 0.05p.u. is selected as a compromise between the
need to achieve high efficiency when the PFC turns on and the need to achieve
smooth transition between the no load control and the active mode control. When
the output voltage is above 1p.u., the PFC turns off and output voltage decreases.
The PFC is turned on and off to keep the output voltage regulated within the
hysteresis band.
The PFC exits no load control mode when the output power is above 0.05p.u..
The output voltage drops below 0.96p.u. as the constant power delivered is insuf-
ficient to supply the load. The active mode voltage controller is turned on and
the no load voltage controller is turned off. The active mode CCM-DCM control
will provide a higher input power to supply the heavier load and keep the output
voltage regulated.
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The proposed no load control scheme reduces constant losses by turning the
PFC on and off to reduce switching in the PFC. The hysteresis band keeps the
output voltage regulated at very light load. A small load jump is sufficient to exit
the no load control mode, and this allows a smooth transition between the no load
control and the CCM-DCM active mode control. The control module for reducing
constant losses at very light load can be added easily to the CCM-DCM active
mode control without additional and costly external components.
4.1.4 Control Analysis of the Proposed Multimode Digital
Control Scheme
The stability of the proposed multimode control at heavy and light loads in
the active mode operation, where the CCM-DCM control is active, are shown in
Fig. 3.26 and Fig. 3.29. The compensated current control loop is designed with a
gain crossover frequency of fc = 3.8kHz and a phase margin of 70
o. The frequency
response of the compensated current control loop at a sampling rate of 50kHz is
shown in Fig. 3.26. The compensated voltage control loop is designed to have a
gain crossover frequency of fc = 25Hz and a phase margin of 65
o. The frequency
response of the compensated voltage control loop at a sampling rate of 200Hz is
shown in Fig. 3.29. The performance of the CCM-DCM control under parameter
variation and estimation error in the correction factor at heavy and light loads in
the active mode operation are provided in detail in section 3.3.5.
In this section, the focus will be on the operation of the multimode control
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at very light load where the CCM-DCM current control and the no load control
scheme are active. Phase plane analysis is used to investigate the stability of the
proposed multimode control at very light load. Fig. 4.3 shows a sketch of the
output voltage in the no load control mode. Fig. 4.4 shows the currents flowing in
the boost PFC. From the figures,


















From (4.6), ve is the difference between the reference output voltage in the
no load control mode v∗o and the actual output voltage vo. The equilibrium point
in the no load control mode is at ve = 0. Fig. 4.5 illustrates the condition for state
convergence. For ve to converge to the equilibrium point, v˙eve < 0. Fig. 4.3 also
shows the unstable regions that will cause ve to move away from the equilibrium



















Figure 4.3: The output voltage in the no load control mode

















































Figure 4.5: Condition for state convergence
A. At the PFC turn-off instant
vo = 1p.u., ve = −0.0125p.u. < 0, iL ≥ 0 (due to energy stored in the
inductor) and iD = iL. The PFC is in
• Stable operation: When ic < 0, v˙o < 0 and v˙e > 0.
• Unstable operation: When ic > 0, v˙o > 0 and v˙e < 0.
The unstable condition causes vo to rise above 1p.u. at the PFC turn-off
instant as seen in Fig. 4.6. This unstable condition is due to the AC input
with the input current iD higher than the output current io + ird near the
peak of vg where the rectified AC input current ig is high. The worst case
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occurs when the PFC turns off at the peak of vg where the positive valued ic
is maximum. Since the PFC is turned off, the energy stored in the inductor
will be transferred to the output and iL will decrease to zero. The unstable
condition will be removed when ic < 0 with iD < io+ird. The energy stored in
the bulk output capacitor Co will supply the output load and vo will decrease










Figure 4.6: Simulation results at 0.007p.u. load under input voltages of 100VAC
and 230VAC showing the output voltage vo at the PFC turn-off instant
B When PFC is turned off and vo > v
∗
o
ve < 0, iL = 0 and iD = 0. The PFC is in
• Stable operation: When ic < 0, v˙o < 0 and v˙e > 0.
The PFC is in stable operation when it is turned off and vo > v
∗
o . The energy
stored in the bulk output capacitor Co will supply the output load and vo
will decrease towards the equilibrium point at ve = 0 as shown in Fig. 4.7. A
possible unstable condition occurs if io is negative, causing ic > 0 and v˙e < 0.
This unstable condition happens when current is fed back to the bulk output
capacitor Co by the load, causing vo to increase and ve to move away from
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the equilibrium point. The PFC in computer power supplies typically drives
a regulated DC-DC converter, which is not a regenerative load. Therefore,
this unstable condition will not occur.



















Figure 4.7: Simulation results at 0.007p.u. load under input voltages of 100VAC
and 230VAC showing the output voltage vo when PFC is turned off
C When PFC is turned off and vo < v
∗
o
ve > 0, iL = 0 and iD = 0. The PFC is in
• Unstable operation: When ic < 0, v˙o < 0 and v˙e > 0.
The PFC is in unstable operation when it is turned off and vo < v
∗
o . The
unstable condition is due to ic < 0 upon reaching the equilibrium point at ve =
0. This causes vo to fall below v
∗
o and ve to move away from the equilibrium
point. With the proposed multimode control scheme, the PFC will turn on
when vo = 0.975p.u. and cause vo to increase towards the equilibrium point
at ve = 0. Thus, the unstable condition will be removed by the multimode
control scheme as shown in Fig. 4.7 where vo increases when the PFC turns
on upon reaching the threshold at vo = 0.975p.u..
D At the PFC turn-on instant
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vo = 0.975p.u., ve = 0.0125p.u. > 0, iL ≥ 0 (due to AC input) and iD =
(1− d)iL where d is the duty ratio of the boost converter. The PFC is in
• Stable operation: When ic > 0, v˙o > 0 and v˙e < 0.
• Unstable operation: When ic < 0, v˙o < 0 and v˙e > 0.
The unstable condition causes vo to fall below 0.975p.u. at the PFC turn-on
instant as seen in Fig. 4.8. This unstable condition is due to the AC input
with the input current iD lower than the output current io+ ird near the zero
crossing of vg where ig is low. The worst case that gives the largest drop in vo
from 0.975p.u. occurs when the PFC turns on along the decreasing edge of
the rectified AC input voltage vg at the point where the instantaneous input
power is equal to the output load. This gives the longest duration whereby
the instantaneous input power is lower than the output load and the bulk
output capacitor Co is required to supply the output load after the PFC
turns on. Since the PFC is turned on, ic will increase due to the AC input
and the constant input power of 0.05p.u. delivered in the no load control
mode is larger than the output load. Thus, the unstable condition will be
removed when ic > 0 with iD > io + ird. The input power will supply the
output load and charge the bulk output capacitor Co, and vo will increase
towards the equilibrium point at ve = 0.
E When PFC is turned on and vo < v
∗
o
ve > 0, iL ≥ 0 (due to AC input) and iD = (1− d)iL. The PFC is in













Figure 4.8: Simulation results at 0.007p.u. load under input voltages of 100VAC
and 230VAC showing the output voltage vo at the PFC turn-on instant
• Stable operation: When ic > 0, v˙o > 0 and v˙e < 0.
• Unstable operation: When ic < 0, v˙o < 0 and v˙e > 0.
The unstable condition is due to the AC input with iD < io + ird near the
zero crossing of vg where ig is low, and this causes vo to move away from
the equilibrium point as shown in Fig. 4.9. Since the PFC is turned on, ic
will increase due to the AC input and the constant input power of 0.05p.u.
delivered in the no load control mode is larger than the output load. Thus,
the unstable condition will be removed when ic > 0 with iD > io + ird, and
vo will increase towards the equilibrium point at ve = 0.




















Figure 4.9: Simulation results at 0.007p.u. load under input voltages of 100VAC
and 230VAC showing the output voltage vo when PFC is turned on
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F When PFC is turned on and vo > v
∗
o
ve < 0, iL ≥ 0 (due to AC input) and iD = (1− d)iL. The PFC is in
• Stable operation: When ic < 0, v˙o < 0 and v˙e > 0.
• Unstable operation: When ic > 0, v˙o > 0 and v˙e < 0.
The unstable condition is due to the AC input with iD > io + ird near the
peak of vg where ig is high and due to the constant input power delivered
in the no load control mode is larger than the output load. These cause
vo to move away from the equilibrium point at ve = 0. With the proposed
multimode control scheme, the PFC will turn off when vo = 1p.u. and cause
vo to decrease towards the equilibrium point at ve = 0. Thus, the unstable
condition will be removed by the multimode control scheme as shown in Fig.
4.9 where vo decreases when the PFC turns off upon reaching the threshold
at vo = 1p.u..
G When a heavy load is applied such that Po > 0.05p.u.
When a heavy load is applied such that Po > 0.05p.u., vo will drop below
0.975p.u. because the constant input power of 0.05p.u. supplied in the no
load control mode is insufficient to supply the load. This is an unstable
condition and it forms the condition to exit the no load control mode into
active mode control when vo=0.96p.u. as shown in Fig. 4.3. The active
mode control will provide a higher input power to supply the heavy load and
remove the unstable condition.
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Fig. 4.10 shows the phase portrait of the boost PFC with the proposed
multimode control at 0.007p.u. load under input voltages of 100VAC and 230VAC.
To observe the motion pattern of the output signals clearly with the AC input
of the PFC, the phase portrait is plotted for a time period of approximately one
and a half cycles of the hysteresis control action instead of an infinite time period.
The output signals of the boost PFC remain bounded at very light load with the
proposed multimode control. The unstable conditions that cause ve to move away
from the equilibrium point are removed by the proposed multimode control scheme.
4.1.5 Performance of the Proposed Multimode Digital Con-
trol Scheme at Very Light Load
The proposed multimode digital control scheme is coded in VHDL and im-
plemented on FPGA. It is tested on a 300W boost PFC prototype using the same
experimental setup as in section 3.3.5. Fig. 4.11 shows the experimental results in
the no load control mode at an input voltage of 100VAC and 0.007p.u. load using
the proposed multimode control. The PFC operates with good input current shap-
ing when the PFC turns on during the no load control mode. The on-off control of
the PFC reduces switching in the PFC and regulates the output voltage between
0.975p.u. and 1p.u. at very light load. The output voltage and input current of
the boost PFC remain bounded at very light load with the proposed multimode
control. The unstable conditions, as discussed in section 4.1.4, are removed by the
proposed multimode control scheme.
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Figure 4.10: Phase portrait of the boost PFC with the proposed multimode control
at 0.007p.u. load under input voltages of 100VAC and 230VAC
Fig. 4.12 and Fig. 4.13 show the experimental results at an input voltage
of 100VAC under a step change in load between 0.007p.u. to 0.07p.u load when
the PFC enters and exits the no load control mode using the proposed multimode
control respectively. A small load jump is sufficient to enter and exit the no load
control mode, and this allows a smooth transition between the no load control and
the CCM-DCM active mode control.












vin: 100V/div iin/iL: 500mA/div
0
iL
Figure 4.11: Experimental results at 100VAC and 0.007p.u. load with the proposed
multimode control scheme. vo waveform is level shifted by 1p.u./392.5V to show














vin: 100V/div iin: 500mA/div
100
Figure 4.12: Experimental results when the PFC enters the no load control mode
under a step change in load from 0.07p.u. to 0.007p.u. load. vo waveform is level
shifted by 1p.u./392.5V to show the signal change clearly.
The proposed multimode digital controller is synthesized using 180nm tech-
nology node with purely combinational logic to implement digital functions and
lookup tables for the gate count estimation. Existing VHDL coding is not im-
plemented for optimal gate count. If the lookup tables are implemented in a
non-volatile memory and if a single general purpose multiplier is used, the gate













vin: 100V/div iin: 500mA/div
100
Figure 4.13: Experimental results when the PFC exits the no load control mode
under a step change in load from 0.007p.u. to 0.07p.u. load. vo waveform is level
shifted by 1p.u./392.5V to show the signal change clearly.
count can be further reduced. Table 4.1 shows the gate count estimation of the
CCM-DCM controller and the proposed multimode controller that consists of the
CCM-DCM controller and the proposed no load control scheme.
Table 4.1: Gate count estimation
Digital control scheme Gate count
CCM-DCM controller 25723
Proposed multimode controller 25936
With the addition of the no load control module in the proposed multimode
controller, the gate count difference is 213 gates and is 0.83% of the total gate count
of the CCM-DCM controller. The cost of these additional digital resources with
the addition of the no load control module is significantly lower than the cost of the
external components required by other constant loss reduction techniques. Thus,
the multimode control solution provides a simpler investment to reduce constant
losses and improve efficiency at very light load.
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Power measurement at very light load is obtained using the power integration
function of Yokogawa WT210 power meter over a period of 5 minutes. This is
in accordance with the testing procedure recommended in the ENERGY STAR
program requirements for computers [20]. The current range of the power meter
is selected manually so that it covers the peak of the input current during no load
control mode.
Fig. 4.14 and Fig. 4.15 show the efficiency of the boost PFC at very light load
below 0.05p.u. load using the conventional digital CCM average current control
and the proposed multimode digital control under an input voltage of 100VAC and
230VAC respectively. The efficiency of the PFC at 0.007p.u. load is improved by
11.53% and 2.19% with the proposed multimode control scheme at 100VAC and
230VAC respectively. The higher efficiency at very light load helps to reduce the
power consumption of the PFC in sleep and standby/off modes. This in turn helps
in meeting the tightened power consumption limits under the latest ENERGY
STAR program requirements. With the higher efficiency of PFC at very light load,
it may not be necessary to shut down the PFC and switch to an auxiliary power
supply for sleep and standby/off modes. This helps to reduce the cost of power
supplies and ensure a fast response when load changes to full load.
Although there is no power consumption limit at no load imposed on com-
puter power supplies, a maximum power consumption limit of 0.5W at no load is
imposed on external power supplies with power rating below 250W by mandatory
regulations [11]-[12]. The multimode control scheme can also be applied to PFCs













































Figure 4.15: Efficiency of boost PFC at very light loads under an input voltage of
230VAC
in external power supplies of lower power ratings. Table 4.2 shows the power con-
sumption of the 300W boost PFC at no load under input voltages of 100VAC and
230VAC with the conventional CCM control and the multimode control scheme.
The power consumption at no load is reduced by 42.4% and 6% with the proposed
multimode control scheme at 100VAC and 230VAC respectively. The proposed
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multimode control scheme can help to reduce the no load power consumption of
external power supplies with lower power ratings and provide a higher margin for
these external power supplies in meeting the requirements imposed by mandatory
regulations.
Table 4.2: Power consumption of boost PFC at no load




A multimode digital control scheme for improving efficiency and ensuring
output voltage regulation in PFC under very light load conditions is proposed. The
proposed multimode digital control scheme consists of the proposed CCM-DCM
digital control scheme in section 3.3.4 for ensuring good input current shaping in
both CCM and DCM and a no load control scheme for reducing constant losses
with reduced switching in the PFC at very light load. These control schemes are
necessary to overcome the problems of poor input current shaping in DCM and
high constant losses, which are the causes of high power consumption under very
light load conditions of PFC.
The proposed no load control in the multimode control scheme is based on
on-off control of the PFC. It reduces constant losses at very light load with reduced
switching in the PFC and keeps the output voltage regulated within ±5%. The
computationally simple CCM-DCM control in the multimode control scheme pro-
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vides good input current shaping when the PFC turns on in the no load control
mode. This helps to reduce the RMS current drawn from the AC mains, resulting
in lower device losses and higher efficiency at very light load conditions when the
PFC turns on in the no load control mode. A small load jump is sufficient to exit
the no load control scheme, and this allows a smooth transition between the no
load control and the CCM-DCM active mode control. The no load control module
for reducing constant losses at very light load is added to the CCM-DCM active
mode control without additional and costly external components.
The efficiency of the PFC at 0.007p.u. load is improved by 11.53% and 2.19%
with the proposed multimode control scheme at 100VAC and 230VAC respectively.
The higher efficiency at very light load helps to reduce the power consumption
of the PFC in sleep and standby/off modes. This in turn helps in meeting the
tightened power consumption limits under the latest ENERGY STAR program
requirements. With the higher efficiency of PFC at very light load, it may not be
necessary to shut down the PFC and switch to an auxiliary power supply during
sleep and standby/off modes. This helps to reduce the cost of power supplies and
ensure a fast response when load changes to full load.
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4.2 Improvement of Efficiency and Power Factor
at Light Load with the Proposed Multimode
Control Scheme
High efficiency and power factor at light load are increasingly desired in com-
puter power supplies for energy saving initiative and product differentiation with
the certification of energy saving programs. The 80 PLUS program increases the
efficiency requirement at 0.2p.u. load with rated load as base from 80% in the
basic certification to 90% in the latest Platinum certification [9]. The ENERGY
STAR version 5.0 Program Requirements for Computers tighten the typical energy
consumption limit in idle, sleep and standby/off modes from 388.4kWh per year
for a typical version 4.0 compliant computer to 175kWh per year [13], [20]. In
addition, the ENERGY STAR Program Requirements for Computer Servers [21]
introduce light load power factor requirements of 0.65 at 0.1p.u. load and 0.8 at
0.2p.u. load for power supplies with rated power above 500W. These may be ap-
plied to power supplies below 500W in future revision, and prompt the possibility
of the introduction of light load power factor requirements for power supplies of
desktop computers.
However, the efficiency and power factor of PFCs in computer power supplies
are poor at light load. Poor efficiency and power factor at light load are the two
main problems hindering the achievement of high efficiency and power factor across
the complete load range as demanded by energy saving programs. Boost PFCs
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and constant frequency average current controllers are typically used in computer
power supplies and are designed for CCM operation to ensure high efficiency at
heavy load. However, DCM appears in the inductor current at light load. The
CCM controller is unable to ensure good input current shaping in DCM at light
load due to nonlinear converter characteristics and additionally due to inaccurate
average current samples obtained if digital control is used. Poor input current
shaping in DCM causes higher current distortion and larger RMS current drawn
from the AC mains, resulting in poor efficiency and power factor at light load.
At very light load, the load independent constant losses become dominant with
constant frequency control and cause a steep fall in efficiency.
The constant losses consist of gate charge loss, parasitic output capacitance
loss in MOSFET and core loss in inductor, which can be individually reduced
using resonant gate drive and components with lower losses and parasitic elements.
However, these constant losses are reduced at the expense of increase in cost and
size and with certain operating limitations. The energy saving at light load in
PFC is comparatively small to justify the cost and effort required in reducing these
constant losses.
Since these constant losses are frequency dependent, they can be reduced
as a whole by reducing switching frequency. A multimode digital control scheme
with control for ensuring good input current shaping in both CCM and DCM and
control for reducing constant losses with reduced switching in the PFC at very light
load is proposed in section 4.1.3 to overcome the problems presented by existing
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solutions. The multimode digital control provides changing control algorithm to
match changing operating condition in meeting the corresponding efficiency, power
factor and performance requirements at the different loading. The control module
for reducing constant losses at very light load can be added easily to the active mode
control module. With technology improvement, the cost of the additional digital
resources with the addition of the control module is significantly lower than the cost
of the external components required by other constant loss reduction techniques.
Thus, the multimode control scheme provides a simpler and less costly solution for
improving efficiency and power factor at light load.
The proposed multimode digital control scheme consists of the proposed
CCM-DCM controller in section 3.3.4 for ensuring good input current shaping
in both CCM and DCM and the proposed no load control scheme in section 4.1.3
for reducing constant losses at very light load. It has the following desired charac-
teristics.
1. The CCM-DCM controller is computationally simple with the result of all
arithmetic operations in the current control loop achievable in one clock cycle.
2. It provides good input current shaping in both CCM and DCM.
3. There is a smooth transition between CCM and DCM operations and between
heavy load and light load.
4. The no load control scheme that is based on on-off control of the PFC reduces
constant losses with reduced switching in the PFC at very light load.
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5. Output voltage is regulated within ±5% throughout the complete load range
even at very light load.
6. A small load jump is sufficient to exit the no load control scheme, allowing
a smooth transition between the no load control and the CCM-DCM active
mode control.
7. The control module for reducing constant losses at very light load is added to
the CCM-DCM active mode control without additional and costly external
components.
Fig. 4.16 and Fig. 4.17 show the THD of the input current for harmonic
frequencies of up to 2kHz at an input voltage of 100VAC and 230VAC respectively
using the CCM control and the proposed multimode control. With the proposed
multimode control scheme that provides good input current shaping in both CCM
and DCM, the THD of the input current is significantly reduced by 10.44% and
120.2% at 0.05p.u. load under input voltages of 100VAC and 230VAC respectively.
Fig. 4.18 and Fig. 4.19 show the experimental measurements of efficiency
and power factor at an input voltage of 100VAC using the CCM control and the
proposed multimode control. Fig. 4.20 and Fig. 4.21 show the experimental
measurements of efficiency and power factor at an input voltage of 230VAC.
The efficiency of PFC at 0.007p.u. load is improved by 11.53% and 2.19% with
the proposed multimode control at 100VAC and 230VAC respectively. With the
11.53% increase in efficiency of the PFC at 0.007p.u. load and 100VAC, there will








































Figure 4.17: THD of the input current at 230VAC
be an energy saving of 0.3792Wh or 3.322kWh per year for each computer power
supply operating in the standby/off mode with an output load of 2W. If all of the
1190 million personal computers in use worldwide [17] operate in standby/off mode,
the 11.53% efficiency improvement can save 3.953 billion kWh per year and this is
approximately equivalent to the annual output of one large power plant. Thus, the
higher efficiency at very light load helps to reduce the power consumption of the
PFC in sleep and standby/off modes. This in turn helps in meeting the tightened















































Figure 4.19: Power factor of boost PFC at 100VAC
power consumption limits for the power supplies under the latest ENERGY STAR
program requirements.
The efficiency of the PFC is also improved at light load of 0.2p.u. by 0.104%
and 0.703% with the proposed multimode control at 100VAC and 230VAC re-
spectively. These give an overall efficiency of 95.10% and 97.95% at 100VAC and
230VAC respectively, and provide a higher margin for the computer power sup-
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Figure 4.21: Power factor of boost PFC at 230VAC
plies in meeting the 80 PLUS Platinum requirement. Power factors at 0.1p.u. and
0.2p.u. loads under 100VAC and 230VAC are improved and pushed above the re-
quired ENERGY STAR light load power factor requirements with the proposed
multimode control.
Therefore, the proposed multimode digital control scheme provides a suitable
solution in achieving higher efficiency and power factor at light load in PFC. The
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higher efficiency and power factor at light load in PFC provide a higher margin
for computer power supplies in meeting the increasing efficiency and power factor
requirements across the complete load range that are imposed by the energy saving
programs. Fig. 2.12 shows a photograph of the complete experimental setup that
consists of the boost PFC prototype and the FPGA implementation of the proposed











Figure 4.22: Experimental setup with FPGA implementation of the proposed mul-
timode digital control scheme
With the need for multimode control in meeting the challenging efficiency,
power factor and performance requirements, the cost of an integrated ASIC solution
of the proposed multimode digital controller can be significantly lower than the cost
Multimode Digital Control for Improving Efficiency at Very Light Load 186
of an analog control solution that achieves the same multimode control features.
Implementing a multimode control scheme with analog control circuits will increase
complexity of the design and chip size. These will increase the development cost
and time, which in turn increase the cost of the analog control solution and reduce
the time to market. Moreover, the proposed multimode digital controller is coded
in VHDL and is technology independent. This allows design portability and design
reuse in the event of a technology change. On the other hand, a redesign of the
analog control circuits is required with a technology change and this also increase
development cost and time of the multimode analog control solution.
In addition, the external passive components required by an ASIC imple-
mentation of the proposed multimode digital controller is lower than an equivalent
analog control solution. The reduced component count helps to reduce the manu-
facturing cost of a computer power supply. Thus, the proposed multimode digital
controller is more cost effective than an equivalent analog control solution. [58],
[59], [64], [86]
The proposed multimode digital controller offers better control accuracy than
an analog controller because the control parameters are not dependent on external
passive components. This makes the performance of the proposed multimode dig-
ital controller less susceptible to external passive component degradation due to
aging and external passive component variation due to tolerances and temperature
drifts. Hence, the proposed multimode digital controller provides a reliable control
solution.
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Although the proposed multimode digital control scheme is developed with
the target application of power supply for desktop computer in mind, it can also be
applied to PFCs in external power supplies of lower power ratings as discussed in
section 4.1.5. A maximum power consumption limit of 0.5W at no load is imposed
on external power supplies with power rating below 250W by mandatory regulations
[11]-[12]. The proposed multimode control scheme can help to reduce the no load
power consumption of these external power supplies and provide a higher margin for
these external power supplies in meeting the requirements imposed by mandatory
regulations.
Other than the low power to medium power applications that are discussed
above, the proposed multimode digital control scheme can also be applied to higher
power applications such as uninterruptible power supplies (UPS) and AC-DC power
supplies for servers, data centers and telecommunication equipments. These ap-
plications require power supplies with power factor correction capability and with
power rating in the range of 500W to tens of kilowatt. Current-fed converter
topologies such as boost converter, interleaved boost converter, current-fed half
bridge converter, and current-fed full bridge converter are used as the front stage
PFCs in these high power applications. These current-fed converter topologies have
the same small signal model and conversion ratio as boost converter, which is the
topology that is used as frontend PFC for the multimode digital control design. In
isolated current-fed converter topologies, the transformer turns ratio will appear
in the small signal model and conversion ratio. This can be modeled and added
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easily as a gain in the proposed multimode control scheme. Thus, the proposed




Conclusion and Future Work
5.1 Conclusion
The introduction of the two major energy saving programs, the ENERGY
STAR and 80 PLUS programs, and mandatory standards imposed in some countries
are pushing power supplies manufacturers to develop higher efficiency products.
Coupled with the rising consumer awareness on the importance and benefits of
energy saving and the opportunity for product differentiation with the labeling
of the respective program logos, more manufacturers are placing higher focus on
efficiency in their design considerations.
From both 80 PLUS and ENERGY STAR specifications for computers, there
are an increasing efficiency requirement and an increasing power factor requirement
being demanded at heavy load in the active mode operation. High efficiency and
power factor at light load are also increasingly desired in computer power sup-
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plies. The 80 PLUS program increases the efficiency requirement at 0.2p.u. load
from 80% in the basic certification to 90% in the latest Platinum certification [9].
The ENERGY STAR Version 5.0 Program Requirements for Computers tighten
the typical energy consumption limit in idle, sleep and standby/off modes from
388.4kWh/yr for a version 4.0 compliant computer to 175kWh/yr [13], [20]. In
addition, the ENERGY STAR Program Requirements for Computer Servers [21]
introduce light load power factor requirements of 0.65 at 0.1p.u. load and 0.8 at
0.2p.u. load for power supplies with rated power above 500W. These may be ap-
plied to power supplies below 500W in future revision, and prompt the possibility
of the introduction of light load power factor requirements for power supplies of
desktop computers.
However, the efficiency and power factor of PFCs in computer power supplies
are poor at light load. Poor efficiency and power factor at light load are the two
main problems hindering the achievement of high efficiency and power factor across
the complete load range as demanded by the energy saving programs. The constant
frequency PFC controller designed for CCM is unable to ensure good input current
shaping in DCM due to nonlinear converter characteristics and incorrect average
current samples obtained if digital control is used. Poor input current shaping in
DCM causes higher current distortion and larger RMS current drawn from the AC
mains, resulting in poor efficiency and power factor at light load. At very light
load, the load independent constant losses become dominant and cause a steep fall
in efficiency. Therefore, solutions are required to improve the efficiency and power
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factor at light load in front stage PFC to aid the overall efficiency and power factor
improvement for power supplies of desktop computers at a low cost.
In this thesis, there are three newly proposed ideas for improving light load
efficiency and light load power factor in PFCs of computer power supplies. Each
of these ideas is meant to provide a simple and cost effective solution to one of the
two identified problems.
A nonlinear inductor that has a higher inductance at low average inductor
current and under light load conditions is proposed to improve light load efficiency
of PFC by reducing the core losses contributed by inductors in the system. A
simple design procedure that takes care of the soft saturation characteristic of a
chosen powdered metal core is discussed. Efficiency of a 300W CCM boost PFC is
improved at 0.02p.u. load by 4.22% and 3.42% under an input voltage of 85VAC
and 265VAC respectively.
The nonlinear inductor achieves efficiency improvement at light load without
additional external components or complex control as compared to other constant
loss reduction techniques. It is a simple idea that does not require any advance
tool for its design and is applicable to any topology or system with inductors. The
nonlinear inductor provides a simple means to reduce core losses contributed by
inductors in power supplies at light load. This will make it easier for the computer
power supplies in meeting the higher active mode efficiency specifications at light
load as well as the power consumption limits in idle, sleep and standby modes
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under the ENERGY STAR program.
With the increasing efficiency and power factor requirements across the com-
plete load range, different control strategies for the different operating conditions
of the PFC are required. The need for added control complexities makes digital
control useful because it provides ease of changing control algorithms to match
changing operating conditions without costly external components. A CCM-DCM
digital control scheme that improves efficiency and power factor at light load by
ensuring good input current shaping in both CCM and DCM is proposed for boost
PFC. For input current shaping in DCM, no change is made to the CCM feedback
average current controller. DCM current control is achieved by changing the CCM
feedforward controllers using a correction factor. The change in converter char-
acteristics between CCM and DCM, the nonlinearity in DCM and the inductor
current sample correction in DCM are taken into account by the correction factor.
DCM control is achieved with minimal changes to the CCM average current control
structure.
The proposed CCM-DCM digital control scheme is mathematically and com-
putationally simple. The result of all arithmetic operations in the current con-
trol loop is achievable in one clock cycle, whereas other DCM control schemes
require multiple clock cycles. The proposed CCM-DCM digital controller provides
a smooth transition between CCM and DCM operations of the boost converter
within each AC half cycle and between heavy and light loads. Good input current
shaping is achieved in both CCM and DCM. At a light load of 0.1p.u. and an
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input voltage of 230VAC, the total harmonic distortion of the input current is sig-
nificantly reduced by 87.85%, the power factor is improved from 0.63 to 0.77, and
the efficiency is increased by 1.1% for a 300W boost PFC. With a higher power
factor at light load, meeting the higher power factor requirement at light load will
be possible for power supplies of desktop computers. The higher efficiency at light
load helps in reducing the power consumption under light load conditions and in
meeting the increasing efficiency requirements.
Since constant losses are frequency dependent, they can be reduced as a
whole by reducing switching in the PFC. A multimode digital control scheme that
improves efficiency and ensures output voltage regulation at very light load in
PFC is proposed. The proposed multimode digital control scheme consists of the
proposed CCM-DCM digital control scheme and a no load digital control scheme.
These control schemes are necessary to overcome the problems of poor input current
shaping in DCM and high constant losses, which are the causes of high power
consumption under very light load conditions of PFC.
The proposed no load digital control scheme that is based on on-off control of
the PFC is primarily responsible for reducing constant losses with reduced switching
in the PFC and for ensuring output voltage regulation at very light load. It can
be added easily to the CCM-DCM digital control scheme without additional and
costly external components. Compared to other on-off control schemes, a small
load jump is sufficient to exit the no load control scheme, and this allows a smooth
transition between the no load control and the CCM-DCM active mode control.
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Efficiency of a 300W boost PFC is improved at 0.007p.u. load by 11.53% and
2.19% with the proposed multimode digital control scheme under an input voltage
of 100VAC and 230VAC respectively.
The proposed multimode digital control scheme provides ease of changing
control algorithms to match changing operating conditions for improving efficiency
at very light load without additional and costly external components. Thus, the
multimode control scheme provides a simpler and less costly solution for improving
efficiency at very light load as compared to other constant loss reduction techniques.
The higher efficiency of PFC at very light load with the proposed multimode digital
control scheme helps in reducing power consumption under sleep and standby/off
modes. This will make it easier for the computer power supplies in meeting the
tightened power consumption limits in idle, sleep and standby modes under the
ENERGY STAR program.
5.2 Future Work
In the design of power supplies for desktop computers, it will no longer be
sufficient for power supply manufacturers to make a design that satisfy a speci-
fied efficiency at a nominal load or at full load. Efficiency requirements under the
80 PLUS and ENERGY STAR programs are demanding a flatter efficiency curve
across the complete load range. There is also an increasing power factor require-
ment demanded at both heavy and light loads. However, the efficiency and power
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factor of these power supplies are poor at light load. Thus, improving efficiency
and power factor particularly at light load become important design goals to meet
the requirements of the energy saving programs in achieving the unique product
differentiation opportunity.
However, the power supply industry tends to place low cost at a higher priority
in the power supply design. Power devices that give the lowest conduction losses
will cost more. Digital PFC control solutions that can provide different control
strategies in achieving higher efficiency and power factor at different load conditions
will cost more than the conventional analog CCM PFC control solutions. Thus,
efficiency and power factor improvement are affected by the device and control
solution selection, which are limited by cost. Furthermore, with the target of
achieving the lowest cost, the power supply design cannot use multi-layer printed
circuit boards that will reduce the size of the power supply, which is yet another
design requirement of power supply.
On the other hand, consumers are demanding high performance, high effi-
ciency and yet space saving and stylish looking desktop computers. Industry will
need to reduce the size of the internal power supply and other boards to fit into a
smaller desktop casing. To reduce the size of the components in the internal power
supply, the switching frequency is increased. This will in turn affect efficiency
because the switching losses will increase with increasing switching frequencies.
Moreover, having higher switching frequency will demand fast switching devices
that cost more. [8]
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So, we see the conflicting design requirements as shown in Fig. 5.1. The de-
sign task for power supply becomes very challenging under the conflicting design
requirements of achieving high efficiency and power factor, reducing cost and reduc-
ing size. An optimized design requires a balance of these conflicting design goals.
The power supply industry can no longer place low cost as the primary objective
in the power supply design. To stay competitive with the increasing efficiency and
power factor requirements under the 80 PLUS and ENERGY STAR programs, the
power supply industry will now need to find the lowest cost solution that meet the











Figure 5.1: Conflicting Design Requirements of Power Supply
5.2.1 Reducing the Cost of Sensing
With a multimode digital control solution that provides high efficiency and
power factor in PFC across the complete load range, the next step will be to
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investigate ways to implement the multimode control solution into a single chip
solution at a low cost. This is a practical and important research problem. One
major factor that hinders the replacement of conventional analog CCM PFC control
solutions with multimode digital PFC control solutions in view of the demand for
increasing efficiency and power factor at light load is the cost of sensing. The two
main factors that determine the cost of sensing are
1. the number of ADCs required
2. the ADC requirements in terms of sampling rate and number of bits used to
represent the signal range for control.
5.2.1.1 Reducing the Number of ADCs Required
In the proposed multimode control, three averaged variables need to be sam-
pled. They are the rectified inductor current, the rectified input voltage, and the
output voltage. Thus, three ADCs will be required and this is costly. There are
three possible ways to reduce the number of ADCs used.
Firstly, we can use one ADC with multiplexed input channels instead of three
independent ADCs for the sampling of the three variables. Since the switching fre-
quency is high, the slow varying input voltage and output voltage appear constant
in each switching cycle. Thus, it does not make a big difference on when the input
voltage and output voltage are sampled within each switching cycle. The only time
critical sampling occurs when sampling the average inductor current, whereby the
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sampling instance must correspond to the middle of the MOSFET turn-on time
and the lowest point of the triangular PWM waveform.
Therefore, the three variables can be sampled sequentially within each switch-
ing cycle using one ADC with multiplexed input channels, high precision and suf-
ficiently fast sampling rate. This approach is adopted in this thesis to reduce the
cost of sensing. A disadvantage of this approach is that the switching frequency of
the PFC is limited as it depends on the speed of data conversion in the ADC. A
multiplexed input ADC with a higher sampling rate can be used so that the speed
of data conversion in obtaining the three variables is faster and the switching fre-
quency of the PFC can be increased. However, this increases the cost of sensing
because ADC with higher sampling rate costs more.
Alternatively, the number of ADCs required can be reduced by reducing the
number of variables to be sampled. If one of the variables required for control
can be estimated from the other two sampled variables, the cost of sensing can be
reduced. In [93], the average inductor current and the output voltage of the boost
PFC are obtained by sampling the switch current in the middle of the switch turn-
on time and the switch voltage during the switch turn-off time respectively. The
input voltage is estimated from the integral term of the PI current controller that
is derived from passivity-based control theory. Thus, the number of ADC required
is reduced by one. However, this solution does not give accurate input voltage
estimation and output voltage values under light load and no load conditions due
to operations in DCM and long periods where the PFC is not switching.
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The third possible way to reduce the number of ADCs used is by changing
the way in which the variables are sampled. In [94], a single comparator based
ADC consisting of an analog comparator and a digital error voltage calculator
module are proposed to replace the costly conventional ADC for sampling the
output voltage in a boost PFC. This proposed sampling solution implements a
windowed analog-digital conversion around the output voltage reference value with
a window range that is equivalent to the peak-to-peak output voltage ripple at full
load. The output of the comparator is a square wave with a frequency that is twice
the value of the line frequency and a duty ratio that is dependent on the average
output voltage value. The output voltage error is determined by the error voltage
calculator block, and is based on the duty ratio computed from the on-time and
off-time of the square wave signal that are measured using counters. However, at
light load where the output voltage ripple is smaller than the quantization level,
there is limit cycling in the output voltage waveform.
In [95], a feedback current sensor for high resolution average inductor current
sensing using two analog comparators, a passive low pass filter and some digital
circuits is proposed to eliminate the high resolution ADC required for inductor
current sensing. The proposed current sensor compares the sensed current value
at the sensor output with the actual average inductor current using a comparator.
The comparator outputs a square wave signal. The pulsewidth of the square wave
is computed using a counter and is compared with a reference pulsewidth value that
changes depending on the conduction mode of the inductor current. A feedback
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controller compensates for the error in the pulsewidth and output the sensed current
value for the next comparison cycle. A second comparator is used to detect DCM
in the inductor current in order to generate the appropriate reference pulsewidth
for the feedback control. However, this current sensor introduces high frequency
poles in the current control loop and limits the achievable bandwidth of the current
controller.
5.2.1.2 Reducing the ADC Requirements
The cost of sensing can be reduced by reducing the ADC requirements in
terms of the number of bits used to represent the signal range for control. The
number of bits required depends on the signal range for control and the acceptable
signal resolution that is represented by one bit. The signal resolution is an impor-
tant parameter that will determine the quality of the input current shaping near
the zero crossing of the input current and at light load because control is only pos-
sible if the current is measurable. In this thesis, a 10-bit multiplexed input ADC is
selected for the sampling of the three variables. The cost of sensing will be reduced
if a 8-bit ADC is used. However, this will compromise the performance because
the signal resolution is lowered with the value represented by each bit increases.
In order to reduce the number of bits used and yet maintain the signal res-
olution, windowed analog-digital conversion around the output voltage reference
value with a narrow window range is introduced [96]-[97]. The number of bits used
is reduced by reducing the signal range for control. A major problem with this
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method is that the output voltage leaves the windowed analog-digital conversion
range when there is a large step change in load. The output voltage error satu-
rates, and the voltage control cannot be effectively applied until the output voltage
returns back to the windowed analog-digital conversion range. This leads to large
voltage undershoot or overshoot and a long transient response time.
In [97] and [98], non-uniform and programmable quantization levels are in-
troduced to improve the transient response. However, the window range is still
comparatively narrow when compared with respect to the full output voltage op-
erating range. Protection against severe under-voltage and severe over-voltage in
the output voltage cannot be implemented.
5.2.1.3 Future Work Required in Reducing the Cost of Sensing
Each of the discussed solutions presents a potential opportunity for reducing
the cost of sensing in a digital control solution. However, they are not suitable for
PFC in power supplies of desktop computer in view of the increasing demand for
higher performance, higher efficiency and higher power factor across the complete
load range. The input voltage and the inductor current in PFC vary over a wide
range from zero to the peak value. A high signal resolution with an acceptable
minimum value that is represented by one bit is required for control to ensure good
input current shaping for higher efficiency and power factor at light load. Therefore,
suitable methods are required to reduce the cost of sensing for implementing the
proposed multimode control solution into a single chip solution at a low cost while
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maintaining the same control performance at heavy and light loads.
5.2.2 Line Frequency Independent Method to Obtain the
Average Output Voltage
Another practical problem that is of significant importance in making the
multimode control solution suitable for universal input voltage range is to find
a line frequency independent method to obtain the average output voltage. In
this thesis, the average output voltage is obtained by averaging two consecutive
output voltage samples that are obtained by sampling at every 200Hz when the
input line frequency is 50Hz. However, when the input line frequency is 60Hz, the
average output voltage can only be obtained by averaging two consecutive output
voltage samples that are obtained by sampling at every 240Hz. Moreover, when
the sampling frequency is changed to 240Hz, the control coefficients of the voltage
controller that are obtained at a sampling frequency of 200Hz may need to be
changed for optimized control performance because the cutoff frequency and phase
margin will be affected. Thus, the output voltage regulation may not work properly
if the input line frequency is 60Hz.
Therefore, there is a need to synchronize with the line voltage and detect the
line frequency in order to determine the sampling frequency and select the respec-
tive control coefficients for the voltage control loop if the average output voltage
is obtained directly through sampling. However, it is difficult to detect zero cross-
ings and peaks of the line voltage accurately based on the sampled input voltage
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waveform or using a digital phase-locked loop [93] under light load and no load con-
ditions where there is minimal or no switching in the PFC. The rectified sinusoidal
input voltage waveform will be smoothened out by the small filtering capacitor
that is placed between the full bridge diode rectifier and the boost converter where
the rectified input voltage is sensed.
It is desirable to keep the sampling frequency and the controller coefficients in
the voltage control loop the same for different input line frequencies. In this way, it
is not necessary to design the voltage controller and verify its stability twice for the
two different input line frequencies. Thus, a line frequency independent method
for obtaining the average output voltage is required.
In order for the output voltage sampling method to be independent of the line
frequency, the output voltage ripple that varies at two times the AC line frequency
must be removed from the feedback signal of the voltage controller. The output
voltage ripple can be removed by a digital notch filter that attenuates the signal at
twice the line frequency while providing unity gain at other frequencies [58]-[59].
Alternatively, the output voltage ripple can be removed using dead-zone control
where the amplitude of the maximum output voltage ripple at full load determines
the resolution of the ADC for output voltage sensing [60]. A problem with fixed
dead-zone control is that there is limit cycling in the output voltage waveform
under light load and no load conditions. This is because the output voltage ripple
reduces as load reduces, causing the output voltage to oscillate within the zero error
bin where the magnitude is determined by the maximum output voltage ripple at
Conclusion and Future Work 204
full load. However, other adjustable dead-zone control schemes in [60] and [98] can
be explored for a line frequency independent sampling strategy.
A simple, low cost, and line frequency independent solution for obtaining the
average output voltage need to be investigate in making the proposed multimode
control solution suitable for universal input voltage range.
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